

C

Reg. No. :

--	--	--	--	--	--	--	--	--	--

Question Paper Code: 96402

B.E. / B.Tech. DEGREE EXAMINATION, NOV 2023

Sixth Semester

Electronics and Communication Engineering

19UEC602– VLSI DESIGN

(Regulation 2019)

Duration: Three hours

Maximum: 100 Marks

Answer ALL Questions

PART A - (5 x 1 = 5 Marks)

1. The possible signal values in Verilog HDL are _____ CO1-U
(a) 2 (b) 5 (c) 4 (d) 11
2. The following one is the not the mode of the MOSFET transistor CO1-U
(a) Accumulation mode (b) depletion mode
(c) Inversion mode (d) non inversion mode
3. To estimate the delay of logic gates, the analytical method used is CO1-U
(a) RC delay model (b) π delay model (c) both a& b (d) none of the above
4. In CMOS logic circuit the n-MOS transistor acts as CO1-U
(a) Load (b) Pull up network (c) Pull down network (d) Not used in CMOS circuits
5. Multipliers are built using CO1-U
(a) binary adders (b) binary subtractors (c) dividers (d) multiplexers

PART – B (5 x 3= 15 Marks)

6. Design a D flipflop circuit using structural level description. CO2-App
7. What is the need for design rules? CO1-U
8. Write the expression for the logical effort and parasitic delay of n input NOR CO2-U
9. List the methods to reduce dynamic power dissipation. CO2-U
10. Give the applications of high speed adders. CO2-U

PART – C (5 x 16= 80 Marks)

11. (a) Design a logic circuit to add two one bit data with carry using Verilog HDL in structural description. CO2- App (16)
Or
(b) Explain the design hierarchy of verilog HDL with neat example. CO1- U (16)
12. (a) Analyze the effects involved in non-ideal I-V characteristics of NMOS and PMOS device. Brief about any four effects. CO4-Ana (16)
Or
(b) Design the $OUT=(AB+CD)'$ using CMOS layout design rules. CO4- Ana (16)
13. (a) Discuss the different reliability problems related to the design of reliable chips CO1- U (16)
Or
(b) Analyze the various factors involved to design reliable CMOS chips. CO4- Ana (16)
14. (a) Analyze the power of CVSL and DVSL logic with examples. CO5- Ana (16)
Or
(b) Describe about the concept of timing issues and pipelining. CO1- U (16)
15. (a) Explain in detail about any two multiplier structures with necessary diagram. CO1- U (16)
Or
(b) Explain the concept of modified booth multiplier with a suitable example. CO1- U (16)