C

Reg. No.:					

Question Paper Code: 96402

B.E. / B.Tech. DEGREE EXAMINATION, NOV 2023

Sixth Semester

Electronics and Communication Engineering

	19UEC602-	VLSI DESIGN							
	(Regula	ation 2019)							
Dura	ation: Three hours		Maximum: 100 Marks						
	Answer ALI	Questions							
	PART A - (5 x	1 = 5 Marks)							
1.	The possible signal values in Verilog HDL a	CO1-U							
	(a) 2 (b) 5	(c) 4	(d) 11						
2.	The following one is the not the mode of the MOSFET transistor CO1								
	(a) Accumulation mode	(b) depletion mod	e						
	(c) Inversion mode	(d) non inversion	mode						
3.	To estimate the delay of logic gates, the ana	lytical method used is	s CO1-U						
	(a) RC delay model (b) π delay model	(c) both a& b	(d) none of the above						
4.	In CMOS logic circuit the n-MOS transistor acts as								
	(a) Load (b) Pull up network (c) Pull of	down network (d) N	Not used in CMOS circuits						
5.	Multipliers are built using		CO1- U						
	(a) binary adders (b) binary subtractors	(c) dividers	(d) multiplexers						
$PART - B (5 \times 3 = 15 \text{ Marks})$									
6.	Design a D flipflop circuit using structural l	evel description.	CO2-App						
7.	What is the need for design rules?		CO1- U						
8.	Write the expression for the logical effort and parasitic delay of n input NOR								
9.	List the methods to reduce dynamic power dissipation. CO2-U								
10.	Give the applications of high speed adders.		CO2-U						

$PART - C (5 \times 16 = 80 \text{ Marks})$

11. (a) Design a logic circuit to add two one bit data with carry using CO2- App (16)Verilog HDL in structural description. (b) Explain the design hierarchy of verilog HDL with neat example. CO1- U (16)Analyze the effects involved in non-ideal I-V characteristics of 12. CO4-Ana (16)NMOS and PMOS device. Brief about any four effects. Or (b) Design the OUT=(AB+CD)' using CMOS layout design rules. CO4- Ana (16)13. (a) Discuss the different reliability problems related to the design of CO1- U (16)reliable chips Or Analyze the various factors involved to design reliable CMOS CO4- Ana (16)chips. 14. (a) Analyze the power of CVSL and DVSL logic with examples. CO5- Ana (16)Or Describe about the concept of timing issues and pipelining. CO1-U (b) (16)15. Explain in detail about any two multiplier structures with CO1-U (a) (16)necessary diagram. Or Explain the concept of modified booth multiplier with a suitable CO1- U (16)example.