| С   |  |          | Reg. No. :  |         |               |         |       |       |      |       |             |        |              |      |
|---|--|----------|---|---------|---------------|---------|-------|-------|------|-------|-------------|--------|--------------|------|
|   | Question Paper Code: 56403   |          |   |         |               |         |       |       |      |       |             |        |              |      |
|   | B.E. / B.Tech. DEGREE EXAMINATION, DEC 2021  |          |   |         |               |         |       |       |      |       |             |        |              |      |
| Sixth Semester                            |  |          |   |         |               |         |       |       |      |       |             |        |              |      |
| Electronics and Communication Engineering |  |          |   |         |               |         |       |       |      |       |             |        |              |      |
| 15UEC603- VLSI DESIGN                     |  |          |   |         |               |         |       |       |      |       |             |        |              |      |
| (Regulation 2015)                         |  |          |   |         |               |         |       |       |      |       |             |        |              |      |
| Dura                                      | Duration: Three hours Maximum: 100 Marks   |          |   |         |               |         |       |       |      |       |             |        |              |      |
|   |  |          | Answer A  | ALL (   | Quest         | ions    |       |       |      |       |             |        |              |      |
| PART A - $(5 \times 1 = 5 \text{ Marks})$ |  |          |   |         |               |         |       |       |      |       |             |        |              |      |
| 1.  | . In continuous assignment left hand side must be  |          |   |         |               |         |       |       | CC   | )1-R  |             |        |              |      |
|   | (a) Net  | eg (c)   | (c) Scalar or vector net (d) Scalar or vector reg |         |               |         |       |       |      |       |             |        | g            |      |
| 2.  | CMOS technology is used in developing  |          |   |         |               |         |       |       |      |       |             | CC     | <b>)2-</b> U |      |
|   | (a) Microprocessors (b) Microcontrollers   |          |   |         |               |         |       |       |      |       |             |        |              |      |
|   | (c) Digital logic circu  | iits     | (d)   | all of  | the n         | nenti   | onec  | 1     |      |       |             |        |              |      |
| 3.  | In CMOS circuits, which type of power dissipation occurs due to CO3-U switching of transient current and charging & discharging of load capacitance? |          |   |         |               |         |       |       |      |       |             |        |              |      |
|   | (a) Static dissipation (b)Dynamic dissipation  |          |   |         |               |         |       |       |      |       |             |        |              |      |
|   | (c) Both a and b (d) None of the above   |          |   |         |               |         |       |       |      |       |             |        |              |      |
| 4.  | Charge leakage and adding  | noise    | margin pi   | roblen  | ns ca         | in be   | e ad  | dress | ed b | ру    |             |        | CO           | 4-U  |
|   | (a) Keeper circuit   | (b) d    | omino gate  | (       | (c) pa        | iss tra | ansis | stor  |      | (d) t | rans        | miss   | ion g        | ate  |
| 5.  | The number of te   | st vecto | ors for exhau                                     | ustive  | testir        | ng is   | calc  | ulate | d by |       |             |        | CC           | 05-A |
|   | (a) $2^{(m+n)}$  | (b)      | $2^{((m+n)/2)}$                                   | (       | (c) $2^{(1)}$ | m-n)    |       |       |      | (     | $(d) 2^{2}$ | 2(m+n) |              |      |
|   |  |          | PART – B  | (5 x 3= | = 151         | Mark    | s)    |       |      |       |             |        |              |      |
| 6.  | What are gate primitives?  |          |   |         |               |         | CO1-U |       |      |       |             |        |              |      |
| 7.  | Define the lambda layout rules.  |          |   |         |               |         |       | CO2-R |      |       |             |        |              |      |
| 8.  | Define logical effort and parasitic delay.   |          |   |         |               |         |       |       |      |       | CC          | )3-R   |              |      |

| 9.                         | What is meant by synchronizers.  |  |         |      |  |  |  |  |
|----------------------------|----------------------------------|--|---------|------|--|--|--|--|
| 10.                        | What is meant by a test program? |  |         |      |  |  |  |  |
| PART – C (5 x 16= 80Marks) |                                  |  |         |      |  |  |  |  |
| 11.                        | (a)                              | (i) Write a Verilog program for 2 to 4 decoder in dataflow modeling and behavioral modeling.                     | CO1-U   | (8)  |  |  |  |  |
|                            |                                  | (ii) Write the Verilog code for full adder in structural level modeling with diagram.                            | CO1-U   | (8)  |  |  |  |  |
|                            | (b)                              | (i) Explain in detail blocking and non-blocking assignment.  | CO1-U   | (8)  |  |  |  |  |
|                            |                                  | (ii) Explain how to represent the gate delays in Verilog HDL.  | CO1-U   | (8)  |  |  |  |  |
| 12.                        | (a)                              | Explain in detail DC transfer characteristic of CMOS inverter<br>Or  | CO2-U   | (16) |  |  |  |  |
|                            | (b)                              | Explain the different steps involved in SOI CMOS fabrication process with neat diagrams                          | CO2-U   | (16) |  |  |  |  |
| 13.                        | (a)                              | Analyze the static and dynamic power dissipation in CMOS circuits with necessary diagrams and expressions.<br>Or | CO3-Ana | (16) |  |  |  |  |
|                            | (b)                              | (i) Discuss the different reliability problems related to the design of reliable CMOS chip                       | CO3-Ana | (10) |  |  |  |  |
|                            |                                  | (ii) Discuss the principle of constant field scaling and examine its effect on device characteristics.           | CO3-Ana | (6)  |  |  |  |  |
| 14.                        | (a)                              | Discuss the comparison of circuit families<br>Or   | CO4 -U  | (16) |  |  |  |  |
|                            | (b)                              | (i) Discuss the domino logic with neat diagram.  | CO4- U  | (8)  |  |  |  |  |
|                            |                                  | (ii) Explain the problem of metastability with neat diagrams and expressions.                                    | CO4-U   | (8)  |  |  |  |  |
| 15.                        | (a)                              | Describe the scan based approaches and built in self-test to design<br>for testability in detail.<br>Or          | CO5- U  | (16) |  |  |  |  |
|                            | (b)                              | (i) Discuss the Silicon debug principles in detail   | CO5-U   | (8)  |  |  |  |  |
|                            |                                  | (ii) Explain the Boundary scans techniques.  | CO5-U   | (8)  |  |  |  |  |

## 

##