A

Reg. No.:					

Question Paper Code: 94303

B.E. / B.Tech. DEGREE EXAMINATION, MAY 2022

Fourth Semester

Electrical and Electronics Engineering

19UEE403 – Principles of Digital Electronics

(Regulations 2019)

				,				
Dura	ation: Three hours				Maximum: 10	0 Marks		
		An	iswer AL	L Questions				
		PART	A - (10 x	x 1 = 10 Marks				
1.	Choose the another r		CO1- R					
	(a) Foundation	(b) radix		(c) subscript	(d) none	2		
2.	. Identify the even parity code from the following					CO1- R		
	(a) 11001	(b) 1110	(c) 01	11	(d)0110			
3.	What will be the nur	nber of selecti	ion lines i	in a 16 to 1 Multiple	exer?	CO1-U		
	(a) Type- 0	(b) Typ	e -1	(c) Type -2	(d) Type	- 3		
4.	Find the number of the gates required to build a half adder are							
	(a) EX-OR gate and	NOR gate		(b) EX-OR gate	o) EX-OR gate and NOR gate			
	(c) EX-OR gate and AND gate			(d) Four NAND gates				
5.	What is the output of		CO1-R					
	(a) 1	(b) 0		(c) No change	(d) High	impedance		
6.	What is output of D	Flipflop when	D=1?			CO1- U		
	(a) 1	(b)0		(c) No Change	(d) X			
7.	How many natural states will there be in a 4-bit ripple counter?							
	(a) 4	(b) 8		(c) 16	(d) 32			

8.	How much storage capacity does each stage in a shift register represent?							O1- U	
	(a) (One bit	(b) two	o bits	(c) four bits	(d)	eight bits		
9.	Met	al links are ma	ide up of				C	O1- U	
	(a)		(b)	Magnesium	(c) Nichrome	(d)	Silicon dioxi	de	
	Poly	ycrystalline	sulphide						
10.	Whi	ich of the follo	wing loops	are supported	by verilog?		C	O1- R	
	(a) i	f-else loop	(b) f	or loop	(c) while loop	(d) All the abo	ve	
			P	PART – B (5 x	2= 10 Marks)				
11.	Clas	ssify the types	of Binary C	Codes based on	positional weight	ing	C	O1- R	
12.	Define SOP and POS. CO1- R								
13.	Define a sequential logic circuit. Give an example. CO1-1								
14.	Defi	Define Races . CO1- R							
15.	Defi	Define CPLD and FPGA.							
				PART – C (5	x 16= 80Marks)				
16.	(a)	(i) Encode th	e binary wo	ord 1011 in to s	seven bit Hamming	g code.	CO1- U	(10)	
		(ii) Evaluate	Excess 3 co	de and gray co	ode for $(F)_H$ and $($	$AB)_H$	CO1- U	(6)	
	(1.)	D 1: 41 (c :	Or	. 1. 1 1	*.1	CO1 II	(1.6)	
	(b)	example for e	_	ghted and non-	-weighted codes w	ith an	CO1- U	(16)	
17.	(a)	(i) Simplify t using gates.		_	ng K - Map and in	•	CO2- App	(8)	
		0.0	,	<i>-</i>	nent using logic ga		CO2- App	(8)	
	(b)	(i) Implement $= \sum m (0, 1, 2, \dots)$	•	•	g 8 X 1 MUX F	(A,B,C,D)	CO2- App	(8)	
		(ii) Design 3	to 8 decode	r using logic g	gates.		CO2- App	(8)	
18.	(a)	Design a syn	chronous M	odulo-10 Up (Or	Counter using JK f	lip flops.	CO2- App	(16)	
	(b)		-		that goes through o-flops for your des		CO2- App	(16)	

19. (a) Design an asynchronous sequential circuit with two inputs X1 and CO4-C X2 with one output Z. Initially both inputs are equal to '0'. When X1or X2 becomes '1', the output becomes '1'. When the second input becomes '1', the output changes to '0'. The output stays at '0' until the circuit goes back to the initial state.

(b) Develop the state diagram and primitive flow table for a logic CO3-C system that has two inputs X and Y and a single output Z. which is to behave in the following manner. Initially, both the inputs and Outputs are equal to 0.Whenever X=1 and Y=0, the Z becomes 1 and whenever X=0 and Y=1 The Z becomes 0.When inputs are zero; X=Y=0 or inputs X=Y=1, the Z doesn't change it remains in the previous state. State input values are not to have any effect in changing the Z output.

20. (a) Implement a 3 X4X2 PLA PLD circuit to implement the logic CO2- App (16) functions

$$F_1(x,y,z) = \sum m(0,1,3,5) F_2(x,y,z) = \sum m(3,5,7)$$
Or

(b) Develop Verilog code for full adder using gate level and data flow CO2- App (16) modeling.