С			Reg. No. :											
	Question Paper Code: 56403													
B.E. / B.Tech. DEGREE EXAMINATION, MAY 2022														
Sixth Semester														
Electronics and Communication Engineering														
15UEC603- VLSI DESIGN														
(Regulation 2015)														
Dura	Duration: Three hours Maximum: 100 Marks													
			Answer A	ALL Ç	Juest	ions								
PART A - $(5 \times 1 = 5 \text{ Marks})$														
1.	1. In continuous assignment left hand side must be											CC)1-R	
	(a) Net	(b) R	teg (c)	Scala	r or v	ector	r net		(d) \$	Scala	ar or	vect	or re	g
2.	CMOS technology is used in developing										CC)2- U		
	(a) Microprocessors (b) Microcontrollers													
	(c) Digital logic circu	iits	(d)	all of	the n	nenti	oned	l						
3.	In CMOS circuits, which type of power dissipation occurs due to CO3-U switching of transient current and charging & discharging of load capacitance?							3-U						
	(a) Static dissipation			(b)Dynamic dissipation										
	(c) Both a and b		(d)) None	e of t	he ab	ove							
4.	Charge leakage and adding	noise	margin pr	oblem	ns ca	n be	e ado	dress	ed t	у			CO	4-U
	(a) Keeper circuit	(b) d	omino gate	((c) pa	lss tra	ansis	tor		(d) t	rans	miss	ion g	ate
5.	The number of te	st vect	ors for exhau	stive	testir	ng is	calcı	ılate	d by				CC	05-A
	(a) $2^{(m+n)}$	(b)	$2^{((m+n)/2)}$	((c) $2^{(1)}$	n-n)				($(d) 2^2$	2(m+n)		
			PART – B	(5 x 3=	= 151	Mark	s)							
6.	What are gate primitives?						CO1-U							
7.	Define the lambda layout rules.								CO2-R					
8.	Define logical effort and parasitic delay.										CC)3-R		

9.	What is meant by synchronizers. CO					
10.	Wha	(CO5-U			
		PART – C (5 x 16= 80Marks)				
11.	(a)	(i) Write a Verilog program for 2 to 4 decoder in dataflow modeling and behavioral modeling.	CO1-U	(8)		
		(ii) Write the Verilog code for full adder in structural level modeling with diagram.	CO1-U	(8)		
	(b)	(i) Explain in detail blocking and non-blocking assignment.	CO1-U	(8)		
		(ii) Explain how to represent the gate delays in Verilog HDL.	CO1-U	(8)		
12.	(a)	Explain in detail DC transfer characteristic of CMOS inverter Or	CO2-U	(16)		
	(b)	Explain the different steps involved in SOI CMOS fabrication process with neat diagrams	CO2-U	(16)		
13.	(a)	Analyze the static and dynamic power dissipation in CMOS circuits with necessary diagrams and expressions. Or	CO3-Ana	(16)		
	(b)	(i) Discuss the different reliability problems related to the design of reliable CMOS chip	CO3-Ana	(10)		
		(ii) Discuss the principle of constant field scaling and examine its effect on device characteristics.	CO3-Ana	(6)		
14.	(a)	Discuss the comparison of circuit families Or	CO4 -U	(16)		
	(b)	(i) Discuss the domino logic with neat diagram.	CO4- U	(8)		
		(ii) Explain the problem of metastability with neat diagrams and expressions.	CO4-U	(8)		
15.	(a)	Describe the scan based approaches and built in self-test to design for testability in detail.	CO5- U	(16)		
	(b)	(i) Discuss the Silicon debug principles in detail	COST	(8)		
	(0)	(i) Evolain the Boundary scans techniques	CO5-U	(0)		
		(ii) Explain the Doundary seans techniques.	005-0	(0)		

##