Question Paper Code: 31536

B.E. / B.Tech. DEGREE EXAMINATION, MAY 2017

Third Semester

Electronics and Instrumentation Engineering

01UEI306 – DIGITAL ELECTRONICS

(Regulation 2013)

Duration: Three hours

Answer ALL Questions

Maximum: 100 Marks

(16)

PART A - (10 x 2 = 20 Marks)

- 1. What is 8421 code?
- 2. State De-Morgan's theorem.
- 3. Draw the schematic of three input TTL NAND gate.
- 4. Implement AND gate using NOR gate and OR gate using NAND gate.
- 5. Write the excitation table of JK Flip-flop.
- 6. Differentiate between edge triggering and level triggering.
- 7. Define static-0 and static-1 hazards.
- 8. What is race conditions?
- 9. Discriminate between PLA and PAL.
- 10. Compare EPROM with EEPROM.

PART - B (5 x 16 = 80 Marks)

11. (a) Compute the minimized Boolean expression using K-map F = A'BC'D'+A'BC'D+ABC'D'+AB'C'D+A'B'CD'

- (b) Given Y (A, B, C, D) = $\prod M$ (0, 1, 3, 5, 6, 7, 10, 14, 15), draw the K-map and obtain the simplified expression and realize using basic gates (16)
- 12. (a) Design a full adder circuit and implement with the decoder circuit. (16)

Or

- (b) Design a BCD to Excess-3 converter using truth table and k-map simplification. (16)
- 13. (a) Design a mod-7 synchronous binary counter using JK flip-flops. (16)

Or

- (b) Design a 3-bit synchronous counter which counts in the sequence 000, 001, 011, 010,100, 110, (repeat) 000 using D flip flop. (16)
- 14. (a) Give hazard free realization for the following Boolean function. $F(A, B, C, D) = \sum m(0, 2, 6, 7, 8, 10, 12).$ (16)

Or

- (b) Illustrate the concept of race free state assignment with suitable examples. (16)
- 15. (a) (i) Realize the following function using PLA F (w, x, y, z) = Π (0, 3, 5, 7, 12, 15) + d (2, 9). (8)
 - (ii) Implement Binary to Gray code converter using PROM devices. (8)

Or

(b) Discuss about static and dynamic RAM cell. (16)