

Reg. No. :

--	--	--	--	--	--	--	--	--	--

Question Paper Code: 46404

B.E. / B.Tech. DEGREE EXAMINATION, MAY 2018

Sixth Semester

Electronics and Communication Engineering

14UEC604-VLSI DESIGN

(Regulation 2014)

Duration: Three hours

Maximum: 100 Marks

Answer ALL Questions

(Smith chart may be permitted)

PART A - (10 x 1 = 10 Marks)

- CMOS IC packages are available in
 - DIP configuration
 - SOIC configuration
 - DIP and SOIC configurations
 - Neither DIP nor SOIC configuration
- The difficulty in achieving high doping concentration leads to
 - Error in concentration
 - Error in variation
 - Error in doping
 - Distribution
- In accordance to the scaling technology , the total delay of the logic circuit depends on
 - The capacitor to be charged
 - The voltage through which capacitance must be charged
 - Available current
 - All of the above

15. What is the structural gate-level modeling?

PART - C (5 x 16 = 80 Marks)

16. (a) Draw and explain the DC transfer characteristics of a CMOS inverter with necessary conditions for the different regions of operation. (16)

Or

(b) (i) Explain the DC transfer characteristics of CMOS inverter with necessary conditions for the different regions. (8)

(ii) Obtain the threshold voltage equation for different threshold voltage effects. (8)

17.(a) Explain in detail about delay estimation, logical effort and transistor sizing with example. (16)

Or

(b) Explain the static and dynamic power dissipation in CMOS circuits with necessary diagrams and expressions. (16)

18. (a) Describe the basic principles of operation of pseudo Nmos, Dynamic Cmos, domino and NP domino logic with neat diagrams. (16)

Or

(b) Explain in detail about sequencing dynamic circuits and synchronizers. (16)

19. (a) Explain system level test techniques/boundary scan test. (16)

Or

(b) Explain in detail about silicon debug principles. (16)

20. (a) Explain the concept involved in structural gate level modeling and also give the description for Decoder and parity encoder. (16)

Or

(b) Explain the looping statements and procedural assignments in VERILOG HDL. (16)

