

Reg. No. :

--	--	--	--	--	--	--	--	--	--

Question Paper Code: 43506

B.E. / B.Tech. DEGREE EXAMINATION, MAY 2018

Third Semester

Electronics and Instrumentation Engineering

14UEI306 – DIGITAL ELECTRONICS

(Regulation 2014)

Duration: Three hours

Maximum: 100 Marks

Answer ALL Questions

PART A - (10 x 1 = 10 Marks)

- Sum of product can be implemented with a group of
(a) NOT gates (b) OR gates (c) AND gates (d) XOR gates
- Solve 2's complement subtraction of (010110 – 100101).
(a) 0111 (b) 1111 (c) 1011 (d) 1110
- The systematic reduction of logic circuits is accomplished by
(a) Using Boolean algebra (b) Symbolic reduction
(c) TTL logic (d) Using a truth table
- A comparator is a special combinational circuit designed primarily to compare the relative magnitude of _____ numbers .
(a) two decimal (b) three decimal (c) two binary (d) three binary
- D flip-flop during the occurrence of clock pulse if _____, the output _____ and if _____, the output is reset.
(a) D = 0, Q = 0 , D is set (b) D = 1, Q = 1 , D = 0
(c) D = 1, Q is set , D = 0 (d) None of the above

6. What is a major disadvantage of RAM?
- (a) Its access speed is too slow (b) Its matrix size is too big
(c) It is volatile (d) High power consumption
7. _____ consists of a set of fixed AND gates connected to a decoder and a programmable OR array.
- (a) EPROM (b) EEPROM (c) PROM (d) EAPROM
8. For JK flip flop with J=1, K=0, the output after clock pulse will be _____
- (a) 0 (b) 1 (c) High Impedance (d) No change
9. PAL consists of a programmable _____ array and a fixed _____ array with output logic.
- (a) NAND and NOR (b) AND and NOR
(c) NAND and OR (d) AND and OR
10. _____ is the minimum time required to maintain a constant voltage levels at the excitation inputs of the flip-flop device.
- (a) Rise time (b) Fall time
(c) Setup time (d) None of these

PART - B (5 x 2 = 10 Marks)

11. What are called don't care conditions?
12. Define Multiplexer and draw its block diagram.
13. List out the applications of Flip Flops.
14. Define Glitch.
15. What is meant by PLA?

PART - C (5 x 16 = 80 Marks)

16. (a) (i) Give a brief note on Weighted codes. (8)
(ii) If $\bar{A}B + C\bar{D} = 0$ then. Prove that $AB + \bar{C}(\bar{A} + \bar{D}) = AB + BD + \bar{B}\bar{D} + \bar{A}\bar{C}D$. (8)

Or

- (b) Simplify the Boolean function using tabulation method.
 $Y(A, B, C, D) = \sum m(1, 2, 3, 5, 9, 12, 14, 15) + \sum D(4, 8, 11)$. (16)

17. (a) (i) Compare the characteristics of different Logic families. (8)
(ii) Design a 4-bit Parallel Adder/Subtractor using logic gates. (8)

Or

- (b) (i) Discuss the 4-bit Magnitude comparator with its logic diagram. (8)
(ii) Write the truth table of a three - to - eight lines decoder and construct the circuit for 3 - to - 8 lines decoder. (8)
18. (a) Define Counter. Design a Synchronous decade counter using JK flip flop. (16)

Or

- (b) Explain the operation universal shift register with logic diagram. (16)
19. (a) Design an Asynchronous circuit that has two inputs x_1 and x_2 and output z . The circuit is required to give an output whenever the input sequence (0,0) (0,1) and (1,1) received but only in that order. (16)

Or

- (b) What do meant by hazards? Describe hazards in combinational and sequential circuits with suitable examples. (16)
20. (a) Explain about RAM and its types. (16)

Or

- (b) Explain about programmable logic array. Implement the following Boolean function with a PLA

$$F_1 (A, B, C) = \sum (0, 1, 2, 4)$$

$$F_2 (A, B, C) = \sum (0, 5, 6, 7)$$

$$F_3 (A, B, C) = \sum (0, 3, 5, 7) \quad (16)$$

