Reg. No.:										
-----------	--	--	--	--	--	--	--	--	--	--

## **Question Paper Code: 43506**

## B.E. / B.Tech. DEGREE EXAMINATION, MAY 2018

Third Semester

Electronics and Instrumentation Engineering

## 14UEI306 – DIGITAL ELECTRONICS

		(Regulation 2	2014)					
	Duration: Three hours		M	aximum: 100 Marks				
		Answer ALL Qu	uestions					
		PART A - (10 x 1 =	= 10 Marks)					
1.	Sum of product can be implemented with a group of							
	(a) NOT gates	(b) OR gates	(c) AND gates	(d) XOR gates				
2.								
	(a) 0111	(b) 1111	(c) 1011	(d) 1110				
3.	The systematic reduction	ne systematic reduction of logic circuits is accomplished by						
	(a) Using Boolean	algebra	(b) Symbolic reduc	(b) Symbolic reduction				
	(c) TTL logic		(d) Using a truth table					
4. A comparator is a special combinational circuit designed primaril relative magnitude of numbers .				ily to compare the				
	(a) two decimal	(b) three decimal	(c) two binary	(d) three binary				
5.	D flip-flop during the of the output is reset.	ccurrence of clock puls	e if, the output _	and if,				
	(a) $D = 0$ , $Q = 0$ , $D$	is set	(b) $D = 1$ , $Q = 1$ , $D = 1$	$\mathbf{O} = \mathbf{O}$				
	(c) $D = 1$ , Q is set,	D = 0	(d) None of the abo	ove				

6.	What is a major disadvant	age of RAM?					
	(a) Its access speed is	too slow	(b) Its matri	<ul><li>(b) Its matrix size is too big</li><li>(d) High power consumption</li></ul>			
	(c) It is volatile		(d) High po				
7.	consists of a set o	f fixed AND gate	es connected to a decod	der and a			
	programmable OR array.						
	(a) EPROM	(b) EEPROM	(c) PROM	(d) EAPROM			
8.	For JK flip flop with J=1,	K=0, the output a	fter clock pulse will be	e			
	(a) 0	(b) 1	(c) High Impedance	(d) No change			
9. I	PAL consists of a programn	nable array a	and a fixed arra	y with output logic.			
	(a) NAND and NOR		(b) AND and N	OR			
	(c) NAND and OR		(d) AND and O	R			
10.	is the min	mum time require	ed to maintain a const	ant voltage levels at the			
	excitation inputs of the flip	o-flop device.					
	(a) Rise time		(b) Fall time				
	(c) Setup time		(d) None of thes	se			
		PART - B (5 x 2	2 = 10 Marks)				
11.	What are called don't care	conditions?					
12.	Define Multiplexer and dr	aw its block diagr	ram.				
13.	List out the applications of	Flip Flops.					
14.	Define Glitch.						
15.	What is meant by PLA?						
		PART - C (5 x 1	6 = 80 Marks)				
16.	(a) (i) Give a brief note of	on Weighted code	es.	(8)			
	(ii) If $\overline{A}B + C\overline{D} = 0$ to	hen. Prove that A	$B + \overline{C}(\overline{A} + \overline{D}) = AB +$	$BD + \overline{B}\overline{D} + \overline{A}\overline{C}D.$ (8)			
		Or	•				
	(b) Simplify the Boolean	_					
	$Y(A, B, C, D) = \sum_{i=1}^{n} m(1)^{i}$	. 2. 3. 5. 9. 12. 14	$(4, 15) + \sum D(4, 8, 11).$	(16)			

17.	(a)	(i) Compare the characteristics of different Logic families.	(8)
		(ii) Design a 4-bit Parallel Adder/Subtractor using logic gates.	(8)
		Or	
	(b)	(i) Discuss the 4-bit Magnitude comparator with its logic diagram.	(8)
		(ii) Write the truth table of a three - to - eight lines decoder and construct the for 3 - to - 8 lines decoder.	circui (8)
18.	(a)	Define Counter. Design a Synchronous decade counter using JK flip flop.	(16)
		Or	
	(b)	Explain the operation universal shift register with logic diagram.	(16)
19.	(a)	Design an Asynchronous circuit that has two inputs $x_1$ and $x_2$ and output z. To circuit is required to give an output whenever the input sequence $(0,0)$ $(0,1)$ and $(1,1)$ received but only in that order.	
		Or	
	(b)	What do meant by hazards? Describe hazards in combinational and sequential circuits with suitable examples.	(16)
20.	(a)	Explain about RAM and its types.	(16)
		Or	
	(b)	Explain about programmable logic array. Implement the following Boolean fu with a PLA	nction
		$F_1(A, B, C) = \sum (0, 1, 2, 4)$	
		$F_2(A, B, C) = \sum (0, 5, 6, 7)$	
		$F_3(A, B, C) = \sum (0, 3, 5, 7)$	(16)