Reg. No.:					

## **Question Paper Code: 43023**

## B.E. / B.Tech. DEGREE EXAMINATION, NOV 2017

## Third Semester

Computer Science and Engineering

	composed serence unit				
14UCS303 - CC	OMPUTER ORGANIZA	TION AND ARCHIT	TECTURE		
	(Regulation 2	2014)			
Duration: Three hours		N	Maximum: 100 Marks		
	Answer ALL Qu	uestions			
	(Smith chart may be	e permitted)			
	PART A - (10 x 1 =	= 10 Marks)			
1. The time between the sta	art and completion of a t	ask is referred to as			
(a) Response time	(b) Execution time	(c) Throughput	(d) Both a and b		
2. The BSA instruction is					
<ul><li>(a) Branch and Sto</li><li>(c) Branch and Sh</li></ul>		<ul><li>(b) Branch and Save return Address</li><li>(d) Branch and Show Accumulator</li></ul>			
3. How many full adders a	re required for k bit addi	tion?			
(a) <i>k</i>	(b) $k+1$	(c) 2 <i>k</i>	(d) <i>k</i> -1		
4. The processor keeps trac	ck of the results of its op	erations using a flags	called		
(a) Conditional co	ode flags	(b) Test output fla	ngs		
(c) Type flags		(d) None of these			

5. The condition observed in the Add $r1,r2$ Add $r1,r3$	ne following sequence	e of instructions is				
(a) Data hazard		(b) Data deper	ndence			
(c) Structural hazard		(d) Normal se	quence			
6. The throughput of an ideal p	incline with $k$ stages	ie inetru	ction/clock cycle			
(a) $k$	(b) <i>k</i> -1	(c) 1	(d) 2			
7. The cost of parallel processing	ng is primarily deterr	nined by				
(a) Time complexity		(b) Switching	complexity			
(c) Circuit complexity		_	(d) None of the above			
8. When instruction i and instruis called	action j are tends to v	vrite same register or	memory location, it			
(a) Input dependence	(b	) Output dependence	2			
(c) Ideal pipeline	(d	(d) Digital call				
9. The signal sent to the device is	e from the processor	to the device after r	eceiving an Interrupt			
(a) Interrupt-acknowle	(b) Return sig	(b) Return signal				
(c) Service signal		(d) Permission signal				
10. The extra time needed to bring the data into memory in case of a miss is called as						
(a) Delay (b	) Propagation time	(c) Miss penalty	(d) Data latency			
11. Why the data bus is bidirec	PART - B (5 x 2 = 1) etional while the addr	*	onal?			
12. What is the purpose of gua	rd bits in floating poi	int operations?				
13. How do you handle the dat	ta hazard?					
14. Define interleaved or fine §	grained multithreadin	ıg.				

## PART - C (5 x 16 = 80 Marks)

16.			What do you mean by addressing modes? Explain the types of addressing rexists in modern processors?	nodes (16)
			Or	
	(b)	(i	) Describe the different classes of Instruction format with examples.	(12)
		(ii	2400 respectively. What is the effective address of the memory operand in each of the following instructions?	
			Load 20(R1), R5 Add –(R2), R5	(4)
17	(a)	<i>(</i> i)		
1/.	(a)	(i) (ii)		(8) (8)
	,	(11)		(0)
			Or	
	(b)		erive and explain an algorithm for adding and subtracting two floating point lumbers.	oinary (16)
18.	(a)	E	Explain the super scalar operations with a neat diagram.	(16)
			Or	
	(t	) S	State and explain the different types of hazards that can occur in a pipeline.	(16)
19.	(a)	Ε	Explain Flynn's classification of computers.	(16)
			Or	
	(b)	]	Discuss in detail instruction level parallelism.	(16)
20.	(a)	E	Explain the virtual memory address translation and TLB with necessary diagram (10)	
	(b)	W	Or What is virtual memory? Explain the address translation scheme.	(16)