-		•			,		,	
Reg. No.:			·	. :				
			1			•		

Question Paper Code: 60464

B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2016.

Sixth Semester

Electronics and Communication Engineering

EC 2354/EC 64 — VLSI DESIGN

(Regulations 2008)

(Common to PTEC 2354 – VLSI Design for B.E. (Part-Time) Fifth Semester – Electronics and Communication Engineering – Regulations 2009)

Time: Three hours

Maximum: 100 marks

Answer ALL questions.

 $PART A - (10 \times 2 = 20 \text{ marks})$

- 1. List the various issues in Technology-CAD.
- 2. Define the lambda layout rules.
- 3. Give the effect of supply voltage and temperature variations on the CMOS system performance.
- 4. What are the factors that cause static power dissipation in CMOS circuits?
- 5. Implement a 2:1 Multiplexer using pass transistor.
- 6. Design a 1-bit dynamic register using pass transistor.
- 7. What is a Tester, Test Fixture and Handler?
- 8. Mention the different types of CMOS testing techniques.
- 9. What are procedural assignments in Verilog?
- 10. What is a switch level modeling?

PART B — $(5 \times 16 = 80 \text{ marks})$

11.	(a)	(i)	Explain the different steps involved in n-well CMOS fabrances with neat diagrams.	rication (10)
	•	(ii)	Draw the CMOS inverter and discuss its DC characteristics the conditions for the different regions of operation.	. Write (6)
			Or	
	(b)	(i)	An NMOS transistor has a nominal threshold voltage of Determine the shift in threshold voltage caused by body using the following data. The nMOS transistor is operated at a temperature of 300°K with the following parameters oxide thickness $(t_{OX}) = 0.2 \times 10^{-5}$ cm, relative permittive gate oxide $(\varepsilon_{OX}) = 3.9$, relative permittivity of silicon (ε_{Si}) substrate bias voltage = 2.5 V, intrinsic electron concent $(N_i) = 1.5 \times 10^{10} / \text{cm}^3$, impurity concentration in success $(N_A) = 3 \times 10^{16} / \text{cm}^3$. Given Boltzmann's constant = 1.38×10^{-6} electron charge = 1.6×10^{-19} Coulomb and permittivity of free = 8.85×10^{-14} F/cm.	erating erating erating ity of atration bstrate 23 J/*K,
•		(ii)	Explain the principle of SOI technology with neat dia Discuss its advantages and disadvantages.	grams. (8)
12.	(a)		ive an expression for the rise time, fall time and propagation d MOS inverter.	lelay of
			\mathbf{Or}	·
	. (b)	-	lain the various ways to minimize the static and dynamic ipation.	power
13 . ´	(a)	Exp	lain in detail about the pipeline concepts used in sequential cire	cuits. (16)
			\mathbf{Or}	
	(b)		cuss the design techniques to reduce switching activity in a sta amic CMOS circuits,	tic and (16)
14.	(a)	(i)	List the manufacturing test principles and explain them.	(8)
		(ii)	Explain Built-in Self-Test.	(8)
			Or	
	_			

Explain on the scan design strategy of testing.

(ii)

Discuss on the Test Logic Architecture and Test Access Port.

(8)

15. (a)	Explain the following in VERILOG with an suitable example:	(16)	
	(i) Timing controls and Conditional statements		•
•	(ii) Behavioural and Gate level modelling.		•
	\mathbf{Or}		•
(b)	Write the VERILOG code for	(16)	
	(i) Priority Encoder		
	(ii) Equality Detector.	· •	