

Question Paper Code: 51529

B.E./B.Tech. DEGREE EXAMINATION, MAY/JUNE 2016

Fourth Semester

Electronics and Instrumentation Engineering El 2253/El 43/080300014/10133 EE 406 – DIGITAL LOGIC CIRCUITS

(Regulations 2008/2010)

Time: Three Hours

Maximum: 100 Marks

Answer ALL questions. $PART - A (10 \times 2 = 20 Marks)$

- Simplify A + AB + BC + AC.
- 2. State Involution theorem.
- Realise the logic expression $Y = \overline{AB} + A + (\overline{B+C})$ using NAND gates only.
- What is the function of a multiplexers select inputs?
- 5. How many flip-flops are required to build a binary counter that counts from 0 to 128?
- 6. Why is state reduction necessar?.
- 7. What is an asynchronous sequential circuit?
- 8. Give the significance of state assignment.
- 9. What are the uses of buffer?
- 10. A certain gate draws 1.8 mA when its output is high and 3.2 mA when its output is low. What is the average power dissipation if vcc is 5v and it is operated on a 50% duty cycle.

$PART - B (5 \times 16 = 80 Marks)$

11.	(a)	(i) (ii)	Convert 11ABCF. 16 ₁₆ into octal, decimal and binary number systems. Convert all 4-bit binary numbers into its gray equivalent.	(6) (10)
	(b)	Simp (i) (ii)	OR lify the function $f(A,B,C,D) = AB'C + ABCD + A'B'C + D'$ using Karnaugh map Quine McCluskey method	(8) (8)
12.	(a)	(i) (ii)	Draw the logic diagram of IC 74138 and explain the operation with trut table. Design a full-adder circuit using only NOR gates.	h (10) (6)
	(b)	(i) (ii)	OR List the applications of magnitude comparator and multiplexer. Design a code converter that converts a BCD into excess 3 code.	(6) (10)
13.	(a)	C, D	gn a sequential circuit with four JK flip-flops ABCD. The next states of I are equal to the present states of A, B, C. The next state of A is equal to the R of the present states of C and D. OR	3, ne (16)
	(b)	(i) (ii)	Design a 4-bit bidirectional shift register. Design a synchronous counter using JK FF to count the following sequence 7,4, 3,1, 5, 0, 7	(8) ng (8)
14.	(a)	Design a T flip-flop from logic gates. OR		
	(b)	(i) (ii)	An asynchronous sequential circuit is described by the following excitation and output function: Y = x ₁ x ₂ + (x ₁ + x ₂)y Z = y 1 Draw the logic diagram of the circuit. Derive the transition table and output map. Describe the behaviour of the circuit. Write notes on shared row state assignment and one hot state assignment.	(10)
15.	(a)	(i) (ii)	Compare PROM, PLA and PAL. Design a switching circuit that converts a 4 bit binary code into a 4 gray code using ROM array. OR	(8) bit (8)
	(b)	(i) (ii)	Explain the operation of ECL NOR/OR gate with neat sketch. Write the characteristics of ECL family.	(10) (6)