
		Reg. No. :											
		Question Pa	per (Code	: 53	306	;]						
B.E. / B.Tech. DEGREE EXAMINATION, DEC 2020													
		Thir	d Sem	ester									
		Electrical and E	lectroi	nics E	ngin	neerin	ıg						
		15UEE306 -DIGI	ΓAL L	LOGI	C CI	RCU	ITS						
Dur	ation: 1:15hrs	(Regu	lation	2015	5)		М	axim	um:	30 N	Mark	S	
		PART A -	(6 x 1	= 6 N	Iark	s)							
	(Answer any six of	the fo	ollow	ing o	quest	ions	5)					
1.	Convert binary 1111	11110010 to hexade	ecimal									CO	1- R
	(a) EE2 ₁₆	(b) FF2 ₁₆	((c) 2F	E_{16}				(d)	FD2	16		
2.	Any signed negative	binary number is re	ecogni	zed b	y its			_				CO	1- R
	(a) MSB	(b) LSB	((c) By	vte				(d)	Nibł	ole		
3.	Canonical form is a unique way of representing CO2-1							2- R					
	(a) SOP	(b) Minterm	(c) B	oolea	n Ex	pres	sion	S	(d)	POS			
4.	. The format used to present the logic output for the various combinations of logic inputs to a gate is called (a) Truth table. (b) Input logic function.								CO	02- R			
	(c) Boolean constant		(d) B	Boolea	ın va	riabl	e						
5.	What is a shift reg bidirectional serial lo		•	•		-	it, o	r a				CO	93- R
	(a) Tri state	(b) End around	((c) Ur	niver	sal			(d)	Con	versi	ion	
6.	A basic S-R flip-flop basic logic gates?	can be constructed	l by cr	OSS-C	oupl	ing o	f wł	nich				CO	93- R
	(a) AND or OR	(b) XOR or XNC	OR ((c) N(OR o	or NA	ND		(d)	ANI) or	NOF	۲

7.	Table that is not a part of asynchronous analysis procedure is							
	(a) Transition table	(b) State table	(c) Flow table	(d) Excitation table				
8.	How much locations a	ow much locations an 8-bit address code can select in memory?						
	(a) 8 locations	(b) 256 locations	(c) 65,536 locations	(d) 131,072 locations				
9.	Each unit to be modeled in a VHDL design is known as CO5-							
	(a) Behavioral model		(b) Design architecture					
	(c) Design entity		(d) Structural model					
10.	Which of the following describes the connections between the entity port and CO5-R the local component?							
	(a) Port map		(b) One to many map					
	(c) One to one map		(d) Many to many map					
PART – B (3 x 8= 24 Marks)								

(Answer any three of the following questions)

- Encode the binary word 1011 into seven bit even parity Hamming CO1- U (8)
 Code.
- 12. Design a 3:8 decoder and explain its operation as a minterm and CO2- Ana (8) maxterm generator.
- Design a MOD-7 synchronous counter using JK flip flop and CO3- Ana (8) implement it. Also draw its timing diagram.
- 14. Analyze the following asynchronous network shown in Fig.2 using CO4-Ana (8) a flow table. Starting in the total stable state for which X = Z = 0.
 (ii) Are there any races in the flow table?



15. Write a VHDL program for full adder using structural modeling and CO5-U (1: 4 DMUX using data flow modeling.