

Reg. No. :

--	--	--	--	--	--	--	--	--	--

Question Paper Code: 53306

B.E. / B.Tech. DEGREE EXAMINATION, DEC 2020

Third Semester

Electrical and Electronics Engineering

15UEE306 -DIGITAL LOGIC CIRCUITS

(Regulation 2015)

Duration: 1:15hrs

Maximum: 30 Marks

PART A - (6 x 1 = 6 Marks)

(Answer any six of the following questions)

- Convert binary 11111110010 to hexadecimal. CO1- R
(a) EE_{16} (b) FF_{16} (c) $2FE_{16}$ (d) FD_{16}
- Any signed negative binary number is recognized by its _____. CO1- R
(a) MSB (b) LSB (c) Byte (d) Nibble
- Canonical form is a unique way of representing _____. CO2- R
(a) SOP (b) Minterm (c) Boolean Expressions (d) POS
- The format used to present the logic output for the various combinations of logic inputs to a gate is called CO2- R
(a) Truth table. (b) Input logic function.
(c) Boolean constant (d) Boolean variable
- What is a shift register that will accept a parallel input, or a bidirectional serial load and internal shift features, called? CO3- R
(a) Tri state (b) End around (c) Universal (d) Conversion
- A basic S-R flip-flop can be constructed by cross-coupling of which basic logic gates? CO3- R
(a) AND or OR (b) XOR or XNOR (c) NOR or NAND (d) AND or NOR

7. Table that is not a part of asynchronous analysis procedure is CO4- R
 (a) Transition table (b) State table (c) Flow table (d) Excitation table
8. How much locations an 8-bit address code can select in memory? CO4- R
 (a) 8 locations (b) 256 locations (c) 65,536 locations (d) 131,072 locations
9. Each unit to be modeled in a VHDL design is known as CO5- R
 (a) Behavioral model (b) Design architecture
 (c) Design entity (d) Structural model
10. Which of the following describes the connections between the entity port and the local component? CO5-R
 (a) Port map (b) One to many map
 (c) One to one map (d) Many to many map

PART – B (3 x 8= 24 Marks)

(Answer any three of the following questions)

11. Encode the binary word 1011 into seven bit even parity Hamming Code. CO1- U (8)
12. Design a 3:8 decoder and explain its operation as a minterm and maxterm generator. CO2- Ana (8)
13. Design a MOD-7 synchronous counter using JK flip flop and implement it. Also draw its timing diagram. CO3- Ana (8)
14. Analyze the following asynchronous network shown in Fig.2 using a flow table. Starting in the total stable state for which $X = Z = 0$. CO4-Ana (8)
 (ii) Are there any races in the flow table?




Fig.2

15. Write a VHDL program for full adder using structural modeling and 1: 4 DMUX using data flow modeling. CO5-U (8)

