**Question Paper Code: 36404** 

## B.E. / B.Tech. DEGREE EXAMINATION, DEC 2020

Sixth Semester

**Electronics and Communication Engineering** 

01UEC604 - VLSI DESIGN

(Regulation 2013)

Duration: 1.15 hrs Maximum: 30 Marks

	PART A - $(6 \times 1 = 6 \text{ Marks})$							
	(Answer any six of the following questions)							
l.	VLSI technology usesto form integrated circuit.							
	(a) Transistors (b) Switches (c) Diodes (d) Buffers							
2.	The difficulty in achieving high doping concentration leads to							
	(a) Error in concentration (b) Error in variation							
	(c) Error in doping (d) Distribution							
3.	In accordance to the scaling technology, the total delay of the logic circuit depends on							
	<ul><li>(a) The capacitor to be charged</li><li>(b) The voltage through which capacitance must be charged</li><li>(c) Available current</li><li>(d) All of the above</li></ul>							
1.	In CMOS circuits, which type of power dissipation occurs due to switching of transier current & discharging of load capacitance?							
	(a) Static dissipation (b) Dynamic dissipation							
	(c) Both a and b (d) None of the above							

5.	The output of latches wi (a) The trigger pulse (b) Any pulse given to (c) They don't get at (d) None of the Mer	e is given to ch to go into prev ny pulse more	nange the state vious state			
6.	The sequential circuit is a	lso called				
	(a) Flip-flop	(b) Latch	(c) Strobe	(d) None of the	ne Mentio	ned
7.	Boundary scan test is us	ed to test				
	(a) Pins	(b) Multiplie	ers (c) Boa	ards (d) win	es	
8.	CMOS domino logic occ	cupies				
	(a) Smaller area		(b) Larger	area		
	(c) Both of the mentioned (d			(d) None of the mentioned		
9.	Test Benches procedure	; is				
	(a) Smaller design		(b) Larger	r design		
10.	(c) Complicated (d) None of the mentioned 0. Blocking & Non blocking assignment is					
	(a) =statement & $\leq$ s	tatement	$(b) \leq state$			
	(c) Statement		$(d) \ge star$	tement & =statement		
		PART – F	$3 (3 \times 8 = 24 \text{ Mar})$	ks)		
	(Ans	wer any three	e of the following	g questions)		
11.	11. Explain in detail about ideal I-V characteristics and non-ideal characteristic MOSFET.					es of (8)
12.	12. Explain the static and dynamic power dissipation in CMOS circuit necessary diagram and expression.					with (8)
13.	13. Compare the various logic circuit families.					(8)
14.	14. Explain the logic verification in various levels of abstraction.					(8)
15.	Write a Verilog HD	L code for				
	(i) 2:4 decoder				(8	3)