Reg. No.:					

## **Question Paper Code: 43506**

## B.E. / B.Tech. DEGREE EXAMINATION, DEC 2020

Third Semester

**Electronics and Instrumentation Engineering** 

## 14UEI306 – DIGITAL ELECTRONICS

(Regulation 2014)							
	Duration: 1.15 hrs		ľ	Maximum: 30 Marks			
	PART A - $(6 \times 1 = 6 \text{ Marks})$						
	(Answer any six of the following questions)						
1.	How is a <i>J-K</i> flip-flop made	de to toggle?					
	(a) $J = 0$ , $K = 0$	(b) $J = 1$ , $K = 0$	(c) $J = 0$ , $K = 1$	(d) $J = 1, K = 1$			
2.	Which of the following is	correct for a gated D	flip-flop?				

- (a) The output toggles if one of the inputs is held high
- (b) Only one of the inputs can be high at a time
- (c) The output complement follows the input when enabled
- (d) Q output follows the input D when the enable is high

	(a) & output folio	ws the input D when the	chaole is mgn			
3.	•	special combinational combinat	<b>C</b> 1	arily to compare the		
	(a) two decimal	(b) three decimal	(c) two binary	(d) three binary		
4.	4. The systematic reduction of logic circuits is accomplished by					
	(a) using Boolear	n algebra	(b) symbolic reduction			
(c) TTL logic			(d) using a truth table			

5. How is a J-K flip-flop made to toggle?							
	(a) $J = 0$ , $K = 0$	(b) $J = 1$ , $K = 0$	(c) $J = 0$ , $K = 1$	(d) $J = 1$ , $K = 1$			
6.	What is a major disa	advantage of RAM?					
	(a) Its access sp	eed is too slow	(b) Its matri	x size is too big			
	(c) It is volatile			wer consumption			
7.	Race in which stable state depends on order is called						
	(a) critical race		(b) identical race				
	(c) non criti	cal race	(d) defined race				
8.	In design procedure of asynchronous circuit flow table is						
	(a) increased to	max states	(b) reduced to min st	tates			
	(c) changed		(d) remain same				
9.	PAL consists of a programmable array and a fixed array with output logic.						
	(a) NAND and l	NOR	(b) AND and NO	OR			
	(c) NAND and	OR	(d) AND and OI	2			
10.		e minimum time require	d to maintain a consta	ant voltage levels at the			
	excitation inputs of	the flip-flop device.	4 > 7 44 4				
	(a) Rise time		(b) Fall time				
	(c) Setup time (d) None of these PART – B (3 x 8= 24 Marks)			e			
	,						
	(4	Answer any three of the	following questions	)			
11.	Simplify the Boolean function using tabulation method. $Y(A, B, C, D) = \sum_{i=0}^{\infty} m(1, 2, 3, 5, 9, 12, 14, 15) + \sum_{i=0}^{\infty} D(4, 8, 11).$ (8)						
12.	2. Compare the characteristics of different Logic families.			(8)			
13.	How will you convert a D flip flop into JK flip flop? (8			(8)			
14.	Explain with neat diagram the different hazards and the way to eliminate the						
				(8)			
15.	With a neat sket	tch, explain the block dia	gram of PLA.	(8)			