Reg. No.:					

Question Paper Code: 43023

B.E. / B.Tech. DEGREE EXAMINATION, DEC 2020

Third Semester

Computer Science and Engineering

14UCS303 - COMPUTER ORGANIZATION AND ARCHITECTURE

(Regulation 2014)

	(Itogulation 2	2011)			
Duration: One hour		Maximum: 30 Marks			
	PART A - (6 x 1 =	= 6 Marks)			
(,	Answer any six of the fo	llowing questions)			
1. The time between the s	start and completion of a t	ask is referred to as			
(a) Response time	(b) Execution time	(c) Throughput	(d) Both a and b		
2. The BSA instruction is					
(a) Branch and St	tore Accumulator	(b) Branch and Save return Address			
(c) Branch and Shift Address		(d) Branch and Show Accumulator			
3. How many full adders	are required for k bit addi	tion?			
(a) <i>k</i>	(b) $k+1$	(c) 2 <i>k</i>	(d) <i>k</i> -1		
4. The processor keeps tra	ack of the results of its op	erations using a flags	called		
(a) Conditional of	code flags	(b) Test output flags			
(c) Type flags		(d) None of these			

	ed in the following seque	nce of instructions is				
Add r1						
Add $r1$,r3					
(a) Data hazard		(b) Data depe	(b) Data dependence(d) Normal sequence			
(c) Structural ha	azard	(d) Normal se				
6. The throughput of an	ideal pipeline with k stag	ges is instru	action/clock cycle.			
(a) <i>k</i>	(b) <i>k</i> -1	(c) 1	(d) 2			
7. The cost of parallel p	rocessing is primarily det	termined by				
(a) Time compl	exity	(b) Switching	(b) Switching complexity			
(c) Circuit com	plexity	(d) None of the	(d) None of the above			
8. When instruction i an is called	nd instruction j are tends t	o write same register o	r memory location, it			
(a) Input depend	dence	(b) Output dependence	utput dependence			
(c) Ideal pipelir	ne	(d) Digital call	Digital call			
9. The signal sent to the is	e device from the process	sor to the device after	receiving an Interrupt			
(a) Interrupt-act	knowledge	(b) Return sig	(b) Return signal			
(c) Service sign	al	(d) Permission signal				
10. The extra time need	ed to bring the data into r	nemory in case of a mi	ss is called as			
(a) Delay	(b) Propagation time	e (c) Miss penalty	(d) Data latency			
	PART – B (3 x 8	= 24 Marks)				
(,	Answer any three of the	following questions)				
exists in modern pr Load 2	by addressing modes? Exocessors? 0(R1), R5 R2), R5	plain the types of addr	essing modes that (8)			
12. Illustrate non-restor	ring division algorithm w	ith an example.	(8)			
13. Explain the super scalar operations with a neat diagram.						

14. Explain Flynn's classification of computers. (8)

15. Explain the virtual memory address translation and TLB with necessary diagram.

(8)