Reg. No. : | | | | | | | | | |

Question Paper Code: 43023

B.E. / B.Tech. DEGREE EXAMINATION, DEC 2020

Third Semester

Computer Science and Engineering

14UCS303 - COMPUTER ORGANIZATION AND ARCHITECTURE

(Regulation 2014)

Duration: One hour   Maximum: 30 Marks

PART A - (6 x 1 = 6 Marks)

(Answer any six of the following questions)

1. The time between the start and completion of a task is referred to as

    (a) Response time   (b) Execution time   (c) Throughput   (d) Both a and b

2. The BSA instruction is

    (a) Branch and Store Accumulator   (b) Branch and Save return Address
    (c) Branch and Shift Address   (d) Branch and Show Accumulator

3. How many full adders are required for *k* bit addition?

    (a) *k*   (b) *k+1*   (c) 2*k*   (d) *k-1*

4. The processor keeps track of the results of its operations using a flags called

    (a) Conditional code flags   (b) Test output flags
    (c) Type flags   (d) None of these

5. The condition observed in the following sequence of instructions is

        Add $r1,r2$

        Add $r1,r3$

(a) Data hazard   (b) Data dependence

(c) Structural hazard   (d) Normal sequence

6. The throughput of an ideal pipeline with k stages is _____ instruction/clock cycle.

(a) k (b) k-1   (c) 1   (d) 2

7. The cost of parallel processing is primarily determined by

(a) Time complexity   (b) Switching complexity

(c) Circuit complexity   (d) None of the above

8. When instruction i and instruction j are tends to write same register or memory location, it is called

(a) Input dependence   (b) Output dependence

(c) Ideal pipeline   (d) Digital call

9. The signal sent to the device from the processor to the device after receiving an Interrupt is

(a) Interrupt-acknowledge   (b) Return signal

(c) Service signal   (d) Permission signal

10. The extra time needed to bring the data into memory in case of a miss is called as

(a) Delay   (b) Propagation time   (c) Miss penalty   (d) Data latency

PART – B (3 x 8= 24 Marks)

(Answer any three of the following questions)

11. What do you mean by addressing modes? Explain the types of addressing modes that exists in modern processors? (8)

        Load 20($R1$), $R5$

        Add –($R2$), $R5$

12. Illustrate non-restoring division algorithm with an example. (8)

13. Explain the super scalar operations with a neat diagram. (8)

2

43023

14.   Explain Flynn's classification of computers.   (8)

15.   Explain the virtual memory address translation and TLB with necessary diagram.

(8)

43023