C Reg. No.:							
-------------	--	--	--	--	--	--	--

Question Paper Code: 56403

B.E. / B.Tech. DEGREE EXAMINATION, NOV 2019

			5	ixth Semesi	ier			
		Electro	nics and	Communica	ation Engine	ering		
			15UEC	603- VLSI	DESIGN			
			(Re	egulation 20	015)			
Dur	ation: Three hours					Max	imum: 100	Marks
			Answ	er ALL Qu	estions			
			PART A	- (5 x 1 =	5 Marks)			
1.	In continuous assignment	ment lef	t hand si	de must be				CO1-R
	(a) Net	(b) R	eg ((c) Scalar o	r vector net	(d)	Scalar or v	ector reg
2.	CMOS technology is	used in	develop	ing				CO2-U
	(a) Microprocessors		((b) Microco	ontrollers			
	(c) Digital logic circu	iits	((d) all of th	e mentioned			
3.	In CMOS circuits, switching of transie capacitance?		• •	•	•			CO3-U
	(a) Static dissipation			(b)Dynami	ic dissipation	1		
	(c) Both a and b			(d) None o	of the above			
4.	Charge leakage and adding	noise	margin	problems	can be add	lressed	by	CO4-U
	(a) Keeper circuit	(b) do	omino ga	te (c)	pass transist	tor	(d) transm	nission gate
5.	The number of te	st vecto	ors for ex	haustive tes	sting is calcu	lated by	7	CO5-A
	(a) $2^{(m+n)}$	(b)	$2^{((m+n)/2)}$	(c)	$2^{(m-n)}$		(d) $2^{2(}$	m+n)
			PART –	B (5 x $3 = 3$	15Marks)			
6.	What are gate primit	ves?						CO1-U
7.	Define the lambda la	yout rul	es.					CO2-R
8.	Define logical effort	and par	asitic del	av.				CO3-R

9.	What is meant by synchronizers.						
10.	What is meant by a test program?						
PART – C (5 x 16= 80Marks)							
11.	(a)	(i) Write a Verilog program for 2 to 4 decoder in dataflow modeling and behavioral modeling.	CO1-U	(8)			
		(ii) Write the Verilog code for full adder in structural level modeling with diagram.	CO1-U	(8)			
	(1.)	Or	CO1 II	(0)			
	(b)	(i) Explain in detail blocking and non-blocking assignment.	CO1-U	(8)			
		(ii) Explain how to represent the gate delays in Verilog HDL.	CO1-U	(8)			
12.	(a)	Explain in detail DC transfer characteristic of CMOS inverter Or	CO2-U	(16)			
	(b)	Explain the different steps involved in SOI CMOS fabrication process with neat diagrams	CO2-U	(16)			
13.	(a)	Analyze the static and dynamic power dissipation in CMOS circuits with necessary diagrams and expressions. Or	CO3-Ana	(16)			
	(b)	(i) Discuss the different reliability problems related to the design of reliable CMOS chip	CO3-Ana	(10)			
		(ii) Discuss the principle of constant field scaling and examine its effect on device characteristics.	CO3-Ana	(6)			
14.	(a)	Discuss the comparison of circuit families Or	CO4 -U	(16)			
	(b)	(i) Discuss the domino logic with neat diagram.	CO4- U	(8)			
		(ii) Explain the problem of metastability with neat diagrams and expressions.	CO4-U	(8)			
15.	(a)	Describe the scan based approaches and built in self-test to design for testability in detail. Or	CO5- U	(16)			
	(b)	(i) Discuss the Silicon debug principles in detail	CO5-U	(8)			
	- *	(ii) Explain the Boundary scans techniques.	CO5-U	(8)			