Reg. No.:					

(d) parallel, bits

## **Question Paper Code: 44423**

## B.E. / B.Tech. DEGREE EXAMINATION, NOV 2019

## Fourth Semester

Computer Science and Engineering

## 14UEC423 - MICROPROCESSORS AND MICROCONTROLLERS

(Common to Information Technology)

		(Common to Infor	nation reemiology	"				
		(Regulat	ion 2014)					
Dι	ration: Three hours			Maximum: 100 Marks				
		Answer AL	L Questions					
		PART A - (10	x 1 = 10 Marks)					
1.	When a CALL instruction is executed, the stack pointer register is							
	(a) Decremented I	oy two	(b) Incremented by two					
	(c) Decremented I	oy one	(d) Incremented by one					
2.	Vector address of inte	rrupt RST 7.5 is						
	(a) 0.002CH	(b) 0.002CH	(c) 0.003CH	(d) None of these				
3.	In 8086 each segment	register contains	Kbytes of	memory.				
	(a) 8	(b) 16	(c)32	(d) 64				
4.	Which of the following instruction is a logical instruction?							
	(a) DIV AB	(b) TEST	(c) CA	LL (d) AAM				
5.	The 8087 coprocessor	-	with an 8086	processor and with the same				
	(a) series, byte		(b) par	allel, byte				

(c) series, bits

6.	The synchronization between processor and coprocessor can be done by connection and the instruction.						
	(a) $RQ/GT_0$ and $RQ/GT_1$ ,	FWAIT	(b) INT and NMI, WAIT				
	(c) BUSY and TEST, FWA	AIT	(d) $S_0$ and $QS_0$ , WAIT				
7.	In 8279, the keyboard entries accessed by the CPU to read the			that is furthe			
	<ul><li>(a) 8 -bit FIFO</li><li>(c) 16 byte FIFO</li></ul>		<ul><li>(b) 8 - byte FIFO</li><li>(d) 16 bit FIFO</li></ul>				
8.	The 8279 is a						
	<ul><li>(a) DMA controller</li><li>(c) counter</li></ul>		<ul><li>(b) programmable keyboar</li><li>(d) interrupt controller</li></ul>	d display interface			
9.	The 8051 has 16-bit	Timer/C	ounter registers.				
	(a) 5 (b	) 4	(c) 3	(d) 2			
10.	What will be the output after e MOV A, #55 ANL A, #67	xecution	of the following instruction?	,			
	(a) 54 (b	) 45	(c) 55	(d) 67			
	PA	RT - B (	$5 \times 2 = 10 \text{ Marks}$				
11.	Compare single byte, two byte	and three	e byte instructions.				
12.	List the various segment regist	ers in 808	86.				
13.	Compare closely coupled and l	oosely co	oupled configurations of co-	processor.			
14.	Highlight the method used to to memory at high speed.	ransfer la	rge blocks of data between e	external device and			
15.	Draw the format of PSW of 80	51.					
	PA	RT - C (5	$5 \times 16 = 80 \text{ Marks}$				
16.	(a) Describe the Architecture	of 8085 w	vith neat explanation.	(16)			
			Or	( -/			
	(b) Write an ALP to convert b	inary to c		(16)			

17.	(a)	Explain the addressing modes of 8086 with examples.	(16)
		Or	
	(b)	Explain in detail about Interrupt Service Routine (ISR) of 8086 processor.	(16)
18.	(a)	List the various types of coprocessor configurations? Explain them in detail.	(16)
		Or	
	(b)	Explain the architecture of 8089 I/O processor with a diagram.	(16)
19.	(a)	Show the function of keyboard and display controller with a neat sketch.	(16)
		Or	
	(b)	Apply 8085 microprocessor for interfacing stepper motor control system and an assembly language program for speed control.	write
20.	(a)	Draw the architecture of 8051 microcontroller and explain each block.	(16)
		Or	
	(b)	Explain the interfacing of ADC and DAC with 8051 microcontroller.	(16)