Question Paper Code: 43506

B.E. / B.Tech. DEGREE EXAMINATION, NOV 2019

Third Semester

Electronics and Instrumentation Engineering

14UEI306 - DIGITAL ELECTRONICS

(Regulation 2014)

Duration: Three hours

Maximum: 100 Marks

Answer ALL Questions

PART A - (10 x 1 = 10 Marks)

1. How is a *J*-*K* flip-flop made to toggle?

(a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1

- 2. Which of the following is correct for a gated D flip-flop?
 - (a) The output toggles if one of the inputs is held high
 - (b) Only one of the inputs can be high at a time
 - (c) The output complement follows the input when enabled
 - (d) Q output follows the input D when the enable is high
- 3. A comparator is a special combinational circuit designed primarily to compare the relative magnitude of ______ numbers .

(a) two decimal (b) three decimal (c) two binary (d) three binary

- 4. The systematic reduction of logic circuits is accomplished by
 - (a) using Boolean algebra (b) symbolic reduction
 - (c) TTL logic

(d) using a truth table

5.	How is a J-K flip-flop made to toggle?											
	(a) $J = 0, K = 0$	(b) $J = 1, K = 0$	(c) $J = 0, K = 1$	(d) J = 1, K = 1								
6.	What is a major disad											
	(a) Its access spec(c) It is volatile	ed is too slow	(b) Its matrix size is too big(d) High power consumption									
7.	Race in which stable state depends on order is called											
	(a) critical race		(b) identical race									
	(c) non critic	al race	(d) defined race									
8.	In design procedure of asynchronous circuit flow table is											
	(a) increased to n	nax states	(b) reduced to min sta	tes								
	(c) changed		(d) remain same									
9.	PAL consists of a programmable array and a fixed array with output logic.											
	(a) NAND and N	OR	(b) AND and NO	R								
	(c) NAND and O	R	(d) AND and OR									
10.	is the	minimum time requir	ed to maintain a constan	t voltage levels at the								
	excitation inputs of the flip-flop device.											
	(a) Rise time		(b) Fall time									
	(c) Setup time											
PART - B (5 x $2 = 10$ Marks)												
11.	Simplify: $A + AB + \overline{AB}$	$\overline{A} + B.$										
12.	2. Write the truth table of a 4:1 multiplexer.											
13.	3. Define synchronous counter.											
14.	4. Define primitive flow table.											
15.	What is meant by PL	A?										
		PART - C (5 x 1	6 = 80 Marks)									
16.	(a) Simplify the Boo $Y(A, B, C, D) = \sum_{n=1}^{\infty} \sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{$	lean function using tal	Dulation method. 4, 15)+ $\sum D$ (4, 8, 11).	(16)								

	(b)	Find f(w)	the (x y z) =	minimal Σ (1 3 4 5 9	sum 10 11)	of $+ \Sigma d$	products	for tabula	the	Boolean ethod	expression (16)
$(w,x,y,z) \ge (1,3,7,3,7,10,11) + \sum u(0,0)$ using tabulation method.										(10)	
17.	(a)	(1) Compare the characteristics of different Logic families.						(8)			
	(ii) Design a 4-bit Parallel Adder/Subtractor using logic gates.								5.	(8)	
Or											
	(b)	Desi	gn BCE	adder and e	explain	its wo	orking with	necess	ary ci	rcuits.	(16)
18.	(a)	(i) l	How wi	ll you conve	rt a D f	lip flo	p into JK f	lip flop) ?		(8)
		(ii) S	Sketch a	4-bit serial	in seria	l out s	shift registe	r and c	draw it	s waveforms	s. (8)
Or											
	(b)	Expl	ain the	operation un	iversal	shift r	egister with	h logic	diagra	am.	(16)
19.	(a)	Expl	ain with	n neat diagra	m the d	iffere	nt hazards a	and the	e way 1	to eliminate	them.
							2				(16)
Or											
	(b)	Expl	ain the	different me	thods of	f state	assignmen	t.			(16)
20.	(a)	(i) V	With a r	eat sketch, e	explain	the bl	ock diagrar	n of Pl	LA.		(8)
		(ii) l	Discuss	in detail abo	out EPR	OM a	nd EEPRO	M.			(8)
Or											
(b) Explain with neat diagrams a RAM architecture. (16)									(16)		

##