Reg. No. :						
0						L

Question Paper Code: 47504

B.E. / B.Tech. DEGREE EXAMINATION, NOV 2019

Seventh Semester

Electronics and Instrumentation Engineering

14UEI704 - VLSI SYSTEM DESIGN

(Regulation 2014)

Duration: Three hours

Maximum: 100 Marks

Answer ALL Questions

PART A - (10 x 1 = 10 Marks)

1. nMOS devices are formed in

(a) p-type substrate of high doping level (b) n-type substrate of low doping level

(c) p-type substrate of moderate doping level (d) n-type substrate of high doping level

2. Source and drain in nMOS device are isolated by

(a) A single diode (b) Two diodes (c) Three diodes (d) Four diodes

 If n-transistor conducts and has large voltage between source and drain, then it is said to be in _____ region

(a) Linear (b) Saturation (c) Non saturation (d) Non saturation 4. In basic inverter circuit, _____ is connected to ground

(a) Source (b) Gates (c) Drain (d) Resistance

5. In dynamic CMOS logic _____ is used

(a) Two phase clock(b) Three phase clock(c) One phase clock(d) Four phase clock

6.	Which multiplier is very well suited for twos complement numebers?							
	(a) Baugh-wooley al	gorithm (t) Wallace trees					
	(c) Dadda multiplier	s (e	d) Modified booth en	coding				
7.	PAL has							
(a) Programmable AND array and a fixed OR array								
	(b) Programmable (OR array and a fix	ked AND array					
(c) Programmable AND and OR array								
	(d) All the above							
8.	Which type of device F	PGA are?						
	(a) SLD	(b) SROM	(c) EPROM	(d) PLD back				
9.	What do VHDL stand for	or?						
	(a) Verilog hardware	e description lang	uage (b) VHSIC har	dware description language				
(c) very hardware description language (d) VMEbus description language								
10.	In VHDL, which class operation?	of scalar data typ	e represents the value	es necessary for a specific				
	(a) Integer types	(b) Real types	(c) Physical type	(d) Enumerated types				
		PART - B (5	$5 \ge 2 = 10$ Marks)					
11.	What is depletion mode							
12.	What is stick diagram?	What are the use	s of stick diagram?					

- 13. What is a multiplier circuit?
- 14. What is LUT
- 15. Give the classification of operators used in VHDL.

PART - C (5 x 16 = 80 Marks)

16. (a) Explain in detail about MOS transistor with the working operation of enhancement mode and depletion mode.. (16)

Or

(b) Explain in detail about the scaling concept of MOS Transistor (16)

17. (a) Describe the base operation of nMOS inverter. Also determine the pull-up to pull					
down ratio for an nMOS inverter driven through one or more pass transistors.	(16)				
Or					
(b) Explain in detail about the Stick Diagram and layout diagram.					
18.(a) Design a 2 ^s complement multiplication using Baugh Wooley method	(16)				
Or					
(b) Explain multiplication with an example and discuss the types of multipliers.	(16)				
19. (a) Write short notes on floor planning, placement and routing of FPGA. Also explain					
with a neat FPGA architecture.	(16)				
Or					
(b) Explain in detail about Floor planning, Routing & Placement.	(16)				
20. (a) Write VHDL testbench code for 4:1 multiplexer.	(16)				
Or					
	(16)				
(b) Write a VHDL behavioral coding of MOD-7 counter	(16)				