



7. The limit of a noise voltage which may be allowed in the circuit is
- (a) Noise Margin (b) Noise Voltage  
(c) Low level input noise (d) High level input noise
8. The PLD with programmable AND array and fixed OR array is
- (a) PAL (b) PLA (c) PROM (d) CPLD
9. The number of state variable 'm' produces
- (a)  $2^{m+1}$  states (b)  $2^{m-1}$  states (c)  $2^m$  states (d) None
10. In this mode the inputs and outputs are represented by levels
- (a) Fundamental mode (b) Pulse mode  
(c) Both (a) and (b) (d) None of these

PART - B (5 x 2 = 10 Marks)

11. Obtain the canonical sum of product form of the function:  $Y=AB + ACD$ .
12. With truth table draw the circuit of 3-bit odd parity generator.
13. Write the excitation table of RS flip-flop.
14. Describe RAM and give its types.
15. Give the general model of ASM.

PART - C (5 x 16 = 80 Marks)

16. (a) Simplify the following Boolean function by Quine-McCluskey method:
- $$F = \Sigma (0, 1, 2, 8, 10, 11, 14, 15). \quad (16)$$
- Or
- (b) (i) Simplify the Boolean function using K-map
- $$F (w, x, y, z) = \Sigma (0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14). \quad (8)$$
- (ii) Implement the following function with NAND gate only
- $$F (x, y, z) = \Sigma (0, 6). \quad (8)$$
17. (a) (i) With logic diagram Truth table and explain about 3-to-8 decoder. (6)
- (ii) Define multiplexer and implement the Boolean function with a suitable multiplexer.
- $$F (A, B, C, D) = \Sigma (0, 1, 3, 4, 8, 9, 15). \quad (10)$$

Or

(b) With Truth table, design BCD-to-excess-3 code converter and obtain its logic diagram. (16)

18. (a) (i) With neat diagram explain in detail about how the race around condition is avoided in master-slave JK flip-flop. (8)

(ii) Design 4-bit asynchronous up-down binary counter using T flip-flop. (8)

Or

(b) (i) Realize D flip-flop using SR flip-flop. (8)

(ii) With neat illustration explain in detail about 4-bit parallel-in-serial out shift register. (8)

19. (a) With block diagram explain about PLA and realize the following functions in PLA:

$$\begin{aligned} F1 &= \bar{A} B \bar{C} + A \bar{B} C + \bar{A} B C \\ F2 &= A B + AC + \bar{A}BC \end{aligned} \quad (16)$$

Or

(b) (i) Differentiate registered PAL and configurable PAL (8)

(ii) Design a 4-bit binary-to gray code converter using PROM. (8)

20. (a) Design serial binary adder using D-flip-flop. (16)

Or

(b) Design an asynchronous sequential circuit with two inputs  $x_1$  and  $x_2$  and one output Z. Initially, both inputs are equal to zero. When  $x_1$  or  $x_2$  becomes '1' the output Z becomes 1. When the second input also becomes 1, the output changes to 0. The output stays at 0 until the circuit goes back to the initial state. (16)

