Reg. No.:					

Question Paper Code: 41336

B.E. / B.Tech. DEGREE EXAMINATION, MAY 2017

Third Semester

Electrical and Electronics Engineering

		Electrical and El	ectionies Engineerin	5
		14UEE306 - DIGIT	ΓAL LOGIC CIRCU	ITS
		(Regul	lation 2014)	
Du	ration: Three hours	Answer A	ALL Questions	Maximum: 100 Marks
		PART A - (1	0 x 1 = 10 Marks)	
1.	Convert hexadecima	l value 16 to decimal		
	(a) 22	(b) 16	(c) 10	(d) 20
2.	The difference of 11	1-001 equals.		
	(a) 100	(b) 111	(c) 001	(d) 110
3.	How is a JK flip-flop	made to toggle?		
	(a) J=0, K=0	(b) J=1, K=0	(c) J=0, K=1	(d) J=1, K=1
4.	How many flip-flops	s are required to prod	uce a divide-by-128	device?
	(a) 1	(b) 4	(c) 6	(d) 7
5.	The terminal count of (a) 0000	of a typical modulus-1 (b) 1010	10 binary counter is (c) 1001	(d) 1111
6.	How many flip-flops			. ,
٠.	(a) 3	(b) 4	(c) 5	(d) 6
7.	Which type of PLD s	. ,	· ,	. ,
٠.		(b) PAI		

8.	PROM is a						
	(a) non-volatile memory(c) volatile memory	(b) secondary memory(d) small memory					
9.	A combinational circuit that selects one from many inputs						
	(a) encoder (c) multiplexer	(b) decoder(d) demultiplexer					
10.	One application of a digital multiplexer is to facilitate						
	(a) data generation(c) parity checking	(b) serial-to-parallel conversion(d) data selector					
	PART -	\cdot B (5 x 2 = 10 Marks)					
11.	. Determine (377) ₁₀ in Octal and Hexa-Decimal equivalent.						
12.	Design a half subtractor.						
13.	Differentiate between Mealy and Mo	ore models.					
14.	What is PROM?						
15.	Write VHDL behavioral model for D	flip-flop.					
	PART -	$C (5 \times 16 = 80 \text{ Marks})$					
16.	-	ence 1101011011 is transmitted, it has been rechod of detecting the error using any one error d					
		Or					
	(b) With circuit schematic explain the	ne operation of a two input TTL NAND gate.	(16)				
17.	(a) Design a full adder using two hal	f-adders and an OR gate.	(16)				
		Or					
	(b) Design a BCD to Excess 3 code of	converter.	(16)				
18.	(a) Explain the circuit of a SR flip-fl	op and explain its operation.	(16)				
		0.5					

	(b)	Design a serial adder using Mealy state model.	(16)
19.	(a)	Describe the steps involved in design of asynchronous sequential circuit in deta an example.	il with (16)
		Or	
	(b)	Explain the various types of hazards in sequential circuit design and the meth eliminate them. Give suitable examples.	ods to
20.	(a)	Explain in detail the RTL design procedure.	(16)
		Or	
	(b)	Write a VHDL program and explain the design procedure of 4-bit comparator.	(16)