

Reg. No.:	·			:				:		

Question Paper Code: 21373

B.E./B.Tech. DEGREE EXAMINATION, MAY/JUNE 2013.

Sixth Semester

Electronics and Communication Engineering

EC 2354/EC 64 – VLSI DESIGN

(Regulation 2008)

(Common to PTEC 2354 – VLSI Design for B.E. (Part-Time) Fifth Semester – Electronics and Communication Engineering – Regulation 2009)

Time: Three hours

Maximum: 100 marks

Answer ALL questions.

 $PART A - (10 \times 2 = 20 \text{ marks})$

- 1. List the various issues in Technology-CAD.
- 2. Define the lambda layout rules.
- 3. What is meant by design margin?
- 4. How do you define the term "device modeling"?
- 5. List the various power losses in CMOS circuits.
- 6. Enumerate the features of synchronizers.
- 7. List the basic types of CMOS testing.
- 8. What is meant by logic verification?
- 9. Give the comparison between structural and switch level modeling.
- 10. What are gate primitives?

PART B - (5 × 16 = 80 marks)

Explain in detail about the ideal I-V characteristics and non ideal I-V (16)characteristics of a NMOS and PMOS devices. Or Explain in detail about the body effect and its effect in NMOS and (b) PMOS devices. (8)Derive the expression for DC transfer characteristics of CMOS (ii)(8)inverter. Explain in detail about the scaling concept and reliability concept. 12. (a) (8)Describe in detail about the transistor sizing for the performance in (ii)(8) combinational networks. Or Discuss in detail about the resistive and capacitive delay estimation of a (b) (16)CMOS inverter circuit. Explain in detail about the pipeline concepts used in sequential circuits. 13. (a) (16)Or Discuss the design techniques to reduce switching activity in a static and (b) (16)dynamic CMOS circuits. Explain the design for testability (DFT) concepts. (16)14. (a) Or Explain the following terms, (b) (8)Silicon debug principles (i) (8)Boundary scan technique. (ii) Design and develop the HDL project to realize the function of a priority 15. (16)encoder using structural model. Or Write a data-flow model verilog HDL program for the two input (b) comparator circuit. Write a behavioral level verilog HDL program for the 1×8 (8)multiplexer circuit.