C

Reg. No. :										
------------	--	--	--	--	--	--	--	--	--	--

Question Paper Code: 56403

B.E. / B.Tech. DEGREE EXAMINATION, APRIL 2019

Sixth Semester

Electronics and Communication Engineering

15UEC603- VLSI DESIGN

		1002000 (1	2 2.01	-			
		(Regulatio	on 2015)				
Duration: Three hours			Maximum: 100 Marks				
		Answer ALL	Question	ıs			
		PART A - (5 x	1 = 5 Ma	rks)			
1.	The primary mechan design needs	nisms for modeling th	ne behav	ior of a Ve	erilog	CO1- R	
	(a) Initial statement	(b) Always statement	(c) Bo	th (a) and (b)	(d) On	ly (a)	
2.	In CMOS fabrication,	the photoresist layer is	exposed	to		CO2- R	
	(a) visible light	(b) infra red light	(c) ultra	violet light	(d) flu	orescent	
3.	The number of pass tr	ransistors connected in	series car	be increased	d if	CO3- R	
	(a) Compressor is con	nected	(b) Gro	ound is conne	ected		
	(c) Voltage regulator	is connected	(d) Buf	fer is connec	eted		
4.	In CMOS NAND gat	e, p transistors are com	nected in			CO4- R	
	(a) Series	(b) Parallel	(c) Casc	ade	(d) Rai	ndom	
5.	The process of remov	ing equivalent faults is	called as			CO5- R	
	(a) Equivalent removi	ng	(b) Fau	lt collapsing			
	(c) Fault reduction		(d) Bul	k damaging			
		PART - B (5 x)	3= 15 Ma	arks)			
6.	Mention the data type	s used in Verilog HDL	-			CO1- R	
7.	Why the tunneling	current is higher for	nMOS	transistors	than pMOS	CO2- U	

transistors with silicon gate?

8.	Calo	culate logical effort and parasitic delay of n-input NOR gate.	CO3- Ana		
9.	Imp	lement a 2:1 MUX using pass transistor.	CO	CO4- Ana	
10.	Diff	Ferentiate testers and test fixtures.	CO5- U		
		PART – C (5 x 16= 80 Marks)			
11.	(a)	(i) Write the Verilog description of 4-bit Ripple carry Adder at Gate level Abstraction.	CO1- App	(8)	
		(ii) Write a program for 4-to-1 Multiplexer, Using Conditional Operators in dataflow level of abstraction in Verilog.	CO1- App	(8)	
		Or			
	(b)	Give a gate level description of a 2-4 decoder circuit with relevant logic diagram and Verilog HDL source code.	CO1- App	(16)	
12.	(a)	(i) With neat diagram explain the n-well and channel formation in CMOS process.	CO2- U	(8)	
		(ii) Describe the CMOS inverter and derive its DC characteristics.	CO2- U	(8)	
		Or			
	(b)	(i) How the influences of body effect varies the threshold voltage of MOS transistor and also derive the DC equations of drain – to – source current for three operating regions?	CO2- U	(8)	
		(ii) Briefly discuss about the CMOS process enhancement and layout design rules.	CO2- U	(8)	
13.	(a)	Explain the static and dynamic power dissipation in CMOS circuits with necessary diagrams and expression.	CO3- U	(16)	
		Or			
	(b)	Derive the expressions for effective resistance and capacitance estimation using Elmore's RC delay model.	CO3- U	(16)	
14.	(a)	(i) Implement an EX-OR gate using CMOS logic.	CO4- U	(6)	
		(ii) Describe the principle of constant field scaling and constant voltage scaling and also write its effect on device characterization.	CO4- U	(10)	
		Or			
	(b)	Explain the sequencing methods of Flip flops and latches.	CO4- U	(16)	

15.	(a)	Explain briefly about Ad Hoc Testable Design Techniques.	CO5- U	(16)
		Or		
	(b)	(i) Draw and explain the BILBO	CO5- U	(8)
		(ii) Discuss in detail about silicon debug principle.	CO5- U	(8)