Reg. No.:					

(d) the Johnson is faster

Question Paper Code: 53504

B.E. / B.Tech. DEGREE EXAMINATION, APRIL 2019

		Third Semest	er				
	Electro	nics and Instrumenta	tion Engineering				
	15UI	EI304 - DIGITAL EI	LECTRONICS				
		(Regulation 20	015)				
Dι	ration: Three hours			Maximum: 100 Marks			
		Answer ALL Que	estions				
		PART A - (10 x 1 =	10 Marks)				
1.	Which of the following is and output?	the most widely use	d alphanumeric c	ode for computer input			
	(a) Gray (b)) ASCII	(c) Parity	(d) EBCDIC			
2.	The Boolean algebra is mos	stly based on					
	(a) Boolean theorem(c) De Morpans theorem		(b) De Morgan's theorem(d) Standard theorem				
3.	How many entries will be i	n the truth table of a	3 input NAND ga	te?			
	(a) 3 (b)) 6 (c)) 8	(d) 9			
4.	How many bits are required	d to store one BCD d	igit?				
	(a) 1 (b)) 2 (c)) 3	(d) 4			
5.	For which of the following of two inputs	g flip-flops, the outpo	at is clearly define	ed for all combinations			
	(a) Q type flip-flop	(b) R-S flip-lop	(c) J-K flip-lop	(d) D flip-flop			
5.	What is the difference between a ring shift counter and a Johnson shift counter?						
	(a) there is no difference	ce	(b) a ring is faster				

(c) the feedback is reversed

7.	Which hazard is overcome by properly	y designed two level AND-OR or	OR-AND circuit			
	(a) dynamic hazard(c) static-1 hazard	(b) static-0 hazard(d) none of the above				
8. Which one is the suitable to detecting the hazard in circuit?						
	(a) Logic gates(c) Boolean expression	(b) Karnaugh map(d) None of these				
9.	Which of the following memories uses unit	s one transistor and one capacitor	as basic memory			
	(a) SRAM (b) DRAI	M (c) Both (a) and (b)	(d) none			
10.	In a read-only memory information ca	n be stored				
	(a) at the time of fabrication(b) by the user only once during it(c) by the user a number of times(d) in any of the above ways dependent					
	PART - B	$(5 \times 2 = 10 \text{ Marks})$				
11.	Convert 0.640625 decimal numbers to	its octal equivalent.				
12.	Implement the Boolean Expression for	EX – OR gate using NAND Gat	es.			
13.	What is edge-triggered flip-flop?					
14.	Mention the significance of state assig	nment.				
15.	What is programmable logic array? Ho	ow it differs from ROM?				
	PART - C ($(5 \times 16 = 80 \text{ Marks})$				
16.	(a) (i) Convert the binary number (10	$01111.1101)_2$ in to decimal.	(8)			
	(ii) Design a 4 bit BCD to Excess-	-3 code converter.	(8)			
		Or				
	(b) Simplify the following expression	using K-map				
	(i) $Y = \sum_{m} (7, 9, 10, 11, 12,$	13, 14, 15)				
	(ii) $Y = m_1 + m_5 + m_{10} + m_{11}$	$+ m_{12} + m_{13} + m_{15}$	(16)			

17.	(a)	(i) Examine about the formation of inverter using CMOS and its operation.	(8)					
		(ii) Identify the TTL logic circuit for a 3-input NAND gate with appropriate explanation.	riate (8)					
		Or						
(b)		(i) Give the CMOS logic circuit for NOR gate and explain its operation.	(8)					
		(ii) Explain the TTL circuit output connections.	(8)					
18.	(a)	(i) Explain the triggering of flip flops.	(8)					
		(ii) Draw the logic diagram of master slave JK flip flop.	(8)					
		Or						
	(b)	Explain the operation of universal shift register with logic diagram.	(16)					
19.	(a)	Design an asynchronous sequential circuit with two inputs X and Y and with one output Z. Whenever Y is one, input X is transferred to Z. When Y is zero, the output						
			(16)					
		Or						
	(b)	What are hazards? When does the hazard occur in combinational circuits and quan example? Name the types of hazards and how they are avoided.	uote (16)					
20.	(a)	Explain the classification of memories.	(16)					
		Or						
	(b)	(i) Draw the block diagram of a PLA and explain its IC 7575-PLA.	(16)					