| Reg. No.: | | | | | |
|-----------|--|--|--|--|--|

Question Paper Code: 46503

B.E. / B.Tech. DEGREE EXAMINATION, APRIL 2019

Sixth Semester

Electronics and Instrumentation Engineering

14UEI603 - REAL TIME EMBEDDED SYSTEMS ARCHITECTURE

| | (Regula | tion 2014) | | | | |
|-----------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|
| uration: Three hours | | | Maximum: 100 Marks | | | |
| | Answer AI | LL Questions | | | | |
| | PART A - (10 | x 1 = 10 Marks) | | | | |
| The 8051 microcontro | oller is of pin | n package as a | processor. | | | |
| (a) 30, 1byte | (b) 20, 1 byte | (c) 40, 8 bit | (d) 40, 8 byte | | | |
| In 8051 which interrug | pt has highest priori | ty? | | | | |
| (a) IE1 | (b) TF0 | (c) IE0 | (d) TF1 | | | |
| What is the order de instruction? | ecided by a process | sor or the CPU o | of a controller to execute an | | | |
| (a) decode, fetch, | execute | (b) execute, fe | (b) execute, fetch, decode | | | |
| (c) fetch, execute, decode | | (d) fetch, decode, execute | | | | |
| Abbreviate CISC and | RISC | | | | | |
| (a) Complete Instr | ruction Set Compute | er, Reduced Instru | ction Set Computer | | | |
| (b) Complex Instr | uction Set Compute | r, Reduced Instruc | ction Set Computer | | | |
| (c) Complex Instr | uction Set Compute | r, Reliable Instruc | tion Set Computer | | | |
| (d) Complete Inst | ruction Set Compute | er, Reliable Instruc | ction Set Computer | | | |
| | The 8051 microcontrol (a) 30, 1byte In 8051 which interrup (a) IE1 What is the order definitruction? (a) decode, fetch, (c) fetch, execute, Abbreviate CISC and (a) Complete Instruction (b) Complex Instruction (c) Complex Instruction | Answer AI PART A - (10 The 8051 microcontroller is of pin (a) 30, 1byte (b) 20, 1 byte In 8051 which interrupt has highest priori (a) IE1 (b) TF0 What is the order decided by a process instruction? (a) decode, fetch, execute (c) fetch, execute, decode Abbreviate CISC and RISC (a) Complete Instruction Set Compute (b) Complex Instruction Set Compute (c) Complex Instruction Set Compute | Answer ALL Questions PART A - (10 x 1 = 10 Marks) The 8051 microcontroller is of pin package as a (a) 30, 1byte (b) 20, 1 byte (c) 40, 8 bit In 8051 which interrupt has highest priority? (a) IE1 (b) TF0 (c) IE0 What is the order decided by a processor or the CPU of instruction? (a) decode, fetch, execute (b) execute, feed (c) fetch, execute, decode (d) fetch, decode | | | |

5. The Width of a processor's data path is measured in bits. Which of the following are

(c) 16 bits

(d) 32 bits

(b) 12 bits

common data paths?

(a) 8 bits

| 6. | Which computer memory is used for s processed by the CPU? | toring programs and data currently being | | | | | |
|------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|--|--|--|--|--|
| | (a) Mass memory(c) Non-volatile memory | (b) Internal memory(d) PROM | | | | | |
| 7. | Deadline-driven constraints so called | | | | | | |
| | (a) Reality-time constraints(c) Real-data constraints | (b) Real-time constraints(d) None of these | | | | | |
| 8. | 8. Processor must accept and process frame before next frame arrives, typically called | | | | | | |
| | (a) Hard real-time systems(c) Real-data constraints | (b) Real-time constraints(d) Soft real-time systems | | | | | |
| 9. | Two partitions must be insulated to prevent such floating-point operations are called | t operations on one half from affecting other, | | | | | |
| | (a) Single-instruction operation(c) Paired single operations | (b) Vector operation(d) Fetch operation | | | | | |
| 10. | Embedded systems applications typically in | volve processing information as | | | | | |
| | (a) Block level(c) Distance | (b) Logical volumes(d) Signals | | | | | |
| PART - B (5 x $2 = 10 \text{ Marks}$) | | | | | | | |
| 11. | List the features of 8051. | | | | | | |
| 12. | List the operating modes used in 8051. | | | | | | |
| 13. | 13. What is an embedded system? | | | | | | |
| 14. | 14. What do you meant by bus arbitration? | | | | | | |
| 15. What is the difference between mutexes and semaphores? | | | | | | | |
| PART - C (5 x $16 = 80 \text{ Marks}$) | | | | | | | |
| 16. (a) Explain with a neat block diagram the architecture of 8051 microcontroller. (16) | | | | | | | |
| Or | | | | | | | |
| | (b) Describe the interrupt structure of 8051 | microcontroller with neat diagram. (16) | | | | | |

| 17. | (a) | a) Explain about Data transfer, control & I/O instructions of 8051 Micro controller. | | | | | |
|-----|-----|--------------------------------------------------------------------------------------|-------|--|--|--|--|
| | | | (16) | | | | |
| | | Or | | | | | |
| | (b) | Describe with a neat diagram the stepper motor control using microcontroller. | (16) | | | | |
| 18. | (a) | Explain Embedded System Life Cycle. | (16) | | | | |
| | | Or | | | | | |
| | (b) | Describe in detail about the types of memory used in embedded system. | (16) | | | | |
| 19. | (a) | Describe in detail about the serial communication using controller area network | k bus | | | | |
| | | | (16) | | | | |
| | | Or | | | | | |
| | (b) | Explain in detail about ISA bus. | (16) | | | | |
| 20. | (a) | Explain about maskable interrupts. | (16) | | | | |
| | | Or | | | | | |
| | (b) | Explain in detail about the interrupt latency and deadline. | (16) | | | | |
| | | | | | | | |