| Reg. No.: | | | | | |
|-----------|--|--|--|--|--|

Question Paper Code: 47504

B.E. / B.Tech. DEGREE EXAMINATION, APRIL 2019

Seventh Semester

Electronics and Instrumentation Engineering

14UEI704 - VLSI SYSTEM DESIGN

(Regulation 2014)

| | (Re | egulation 2014) | | | |
|--|----------------------------------|-------------------------------------|--------------------|--|--|
| Du | ration: Three hours | | Maximum: 100 Marks | | |
| | Answe | er ALL Questions | | | |
| | PART A | $-(10 \times 1 = 10 \text{ Marks})$ | | | |
| 1. | The limitations of scaling are | | | | |
| | (a) Broad channel effects | (b) narrow char | nnel effects | | |
| | (c) interference effects | (d) none of the above | | | |
| 2. | The advantages of CMOS technolog | gy is | | | |
| (a) Low input impedance | | (b) high input i | mpedance | | |
| | (c) high noise margin | (d) low noise margin | | | |
| 3. If n-transistor conducts and has large voltage between source and drain, then | | | | | |
| | be in region | | | | |
| | (a) Linear (b) Saturation | n (c) Non saturation | (d) Non saturation | | |
| 4. | In basic inverter circuit, is co | onnected to ground | | | |
| | (a) Source (b) Gates | (c) Drain | (d) Resistance | | |
| 5. | In dynamic CMOS logic is use | ed | | | |
| | (a) Two phase clock | (b) Three phase | e clock | | |

(d) Four phase clock

(c) One phase clock

| 6. | Which multiplier | is very well suited for | or twos complement nu | mebers? | | |
|-------------|--|-------------------------|----------------------------------|----------------------------|--|--|
| | (a) Baugh-wool | ey algorithm (| (b) Wallace trees | | | |
| | (c) Dadda multi | pliers | (d) Modified booth end | coding | | |
| 7. | PAL has | | | | | |
| | (a) Programma | able AND array and a | a fixed OR array | | | |
| | (b) Programma | ble OR array and a fi | ixed AND array | | | |
| | (c) Programma | ble AND and OR ar | ray | | | |
| | (d) All the abo | ove | | | | |
| 8. | Which type of dev | rice FPGA are? | | | | |
| | (a) SLD | (b) SROM | (c) EPROM | (d) PLD back | | |
| 9. \ | What do VHDL sta | nd for? | | | | |
| | (a) Verilog hard | lware description lan | guage (b) VHSIC hard | lware description language | | |
| | (c) very hardwa | re description langua | ge (d) VMEbus de | scription language | | |
| 10. | Among the VHD at the same time | | inguage statements are | executed CO5- | | |
| | (a) concurrent | (b) sequentia | (c) net-list | (d) test bench | | |
| | | PART - B (| 5 x 2 = 10 Marks) | | | |
| 11. | What is depletion | mode operation MOS | 5? | | | |
| 12. | What is stick diagr | ram? What are the us | es of stick diagram? | | | |
| 13. | What is a multiplie | er circuit? | | | | |
| 14. | What is programm | nable logic array? | | | | |
| 15. | Give the classifica | tion of operators used | d in VHDL. | | | |
| | | PART - C (5 | $5 \times 16 = 80 \text{ Marks}$ | | | |
| 16. | 16. (a) Explain about nMOS Transistor with neat diagram. | | | | | |
| | | | Or | | | |
| | (b) Explain in det | ail about the scaling o | concept of MOS Trans | istor (16) | | |

R

| 17. (a) Explain about DC Characteristics of CMOS inverter circuit with neat diagram. | | | | |
|--|------|--|--|--|
| Or | | | | |
| (b) Explain in detail about the Stick Diagram and layout diagram. | (16) | | | |
| 18.(a) Discuss in detail about the Dynamic CMOS design. | (16) | | | |
| Or | | | | |
| (b) Explain multiplication with an example and discuss the types of multipliers. | (16) | | | |
| 19. (a) Explain in detail about FPGA Interconnecting Procedure. Or | (16) | | | |
| (b) Explain in detail about Floor planning, Routing &Placement. | (16) | | | |
| 20. (a) Write VHDL testbench code for 4:1 multiplexer. Or | (16) | | | |
| (b) Write VHDL program for Half adder & Full adder. | (16) | | | |
| | | | | |