Δ	۸
	•

Reg. No.:					

Question Paper Code: 59501

B.E. / B.Tech. DEGREE EXAMINATION, APRIL 2019

Elective

Electronics and Instrumentation Engineering

15UEI901- VLSI SYSTEM DESIGN

(Regulation 2015)

Duration: Three hours			Maximum: 100 Marks				
		Answer AL	L Questions				
		PART A - (10	x 1 = 10 Marks				
1.	In MOS transistors,	CO1- R					
	(a) Metal	(b) Polysilicon	(c) Silicon-di-Oxide	(d) Gallium			
2.	2. The photoresist layer is exposed to						
	(a) Visible Light	(b) Infra Red Light	(c) Ultraviolet Light	(d) LED			
3.	3. Which color is used for n-diffusion?						
	(a) Red	(b) Blue	(c) Yellow	(d) Green			
4.	The transistors used	in BiCMOS are:		CO2- R			
	(a) BJT	(b) MOSFET (c)) Both BJT and MOSFE	ETs (d) JFET			
5.	In clocked CMOS lo	ogic, output in evaluate	d in	CO3- R			
	(a) On Period	(b) Off Period	(c) Both Periods	(d) Half of On Period			
6.	The output of the cir	rcuit only depends on th	ne present inputs is	CO3- R			
	(a) Sequential	(b) Combinational	(c) Combined	(d) Single circuits			
7.	PLA contains			CO4- R			
	(a) AND and OR ar	ravs	(b) NAND and OI	R arrays			

(c) NOT and AND arrays

(d) NOR and OR arrays

8.	PIP	in XILINIX means		(CO4- R	
	(a) I	Picture in Picture	connect poin	t		
	(c) p	programmable interface point	(d) None of above			
9.	The	members function of VHDL modules decla	ared between	(CO5- R	
	(a) I	BEGIN – END (b) { - }			
	(c) {	(-)	l) (-)			
10.	The	full form of VHDL is		(CO5- R	
	(a)V	ery High Descriptive Language				
	(b)V	ery High Definition Language				
	(c)V	ariable Definition Language				
	(d) I	None of the Mentioned				
		$PART - B (5 \times 2 =$	10Marks)			
11.	Defi	efine body effect.				
12.	Mention techniques to reduce switching activity.					
13.	. Define Contamination delay.					
14.	List	the steps used for design flow in VLSI.	(CO4 -R		
15.	Wha	at is subprogram?		(CO5- U	
		$PART - C (5 \times 1)$	6= 80Marks)			
16.	(a)	(i) Explain with neat diagrams the fabricat CMOS transistor.	ion process of n-well	CO1- U	(8)	
		(ii) Describe the operation of CMOS Inver	ter.	CO1- U	(8)	
	(1.)	Or		CO1 II	(1.6)	
	(b)	Explain the different steps involved in the with a neat diagram.	fabrication of NMOS	CO1- U	(16)	
17.	(a)	Determine the pull up to pull-down ratio of by another nMOS Inverter.	f nMOS Inverter driven	CO2- App	(16)	
	4.	Or		G02 1	(4.5)	
	(b)	Discuss the principles of constant field and the effects of the above scaling mecharacteristics.		CO2- Ana	(16)	

18. (a) Explain the domino and dual rail domino logic families with neat CO3- U diagram. (16)

Or

- (b) (i) Design an 4 x 4 Barrel Shifter and explain its operation. CO3- Ana (8)
 - (ii) Design a 4 x 1 Multiplexer using CMOS static pull up device CO3- Ana (8)
- 19. (a) Design and sketch the stick diagram of a NMOS NOR-NOR PLA CO4- U realization of the product lines with three output lines.

$$P_0 = \overline{I_0} \overline{I_1}$$
 $P_1 = \overline{I_0} I_1$ $P_2 = I_0 I_1 \overline{I_2}$ $P_3 = I_0 I_2$ $Y_0 = P_1$ $Y_1 = P_0 + P_2 + P_3$ $Y_2 = P_1 + P_2$

- (b) Explain about building block architecture of FPGA.
- CO4- U (16)
- 20. (a) Write the VHDL program to design encoder and decoder circuits. CO5- U (16)

Or

- (b) (i) Write a testbench VHDL program for NAND gate. CO5- App (8)
 - (ii)Draw the diagram of down counter and write the VHDL CO5-App (8) program.